Commit
bb33f925a673f3bb9793d2157c9d3d46d9ad7f25
by Jonas Devlieghere[lldb/Test] Add missing stdio.h includes
Fixes error: implicit declaration of function 'printf' is invalid in C99 [-Werror,-Wimplicit-function-declaration]
|
 | lldb/test/API/commands/target/basic/a.c |
 | lldb/test/API/lang/c/global_variables/main.c |
Commit
bf2aa74e51997ee190f3b34dd26a1b564e59e267
by martin[OpenMP] support build on msys2/mingw with clang or gcc
RTM Adaptive Locks are supported on msys2/mingw for clang and gcc.
Differential Revision: https://reviews.llvm.org/D81776
|
 | openmp/runtime/src/kmp_lock.cpp |
Commit
f0f68c6e6c5e0064c0196e4f1528e910a47766e0
by 1894981+hiraditya[HotColdSplit] Add test case for unlikely attribute in outlined function
Differential Revision: https://reviews.llvm.org/D85232
|
 | llvm/test/Transforms/HotColdSplit/coldentrycount.ll |
Commit
95efea4b9310bb204a42fbf29abd4efa65647000
by efriedma[AArch64][SVE] Widen narrow sdiv/udiv operations.
The SVE instruction set only supports sdiv/udiv for 32-bit and 64-bit integers. If we see an 8-bit or 16-bit divide, widen the operands to 32 bits, and narrow the result.
Differential Revision: https://reviews.llvm.org/D85170
|
 | llvm/lib/Target/AArch64/AArch64ISelLowering.h |
 | llvm/test/CodeGen/AArch64/llvm-ir-to-intrinsic.ll |
 | llvm/lib/Target/AArch64/AArch64ISelLowering.cpp |
Commit
e7af98680ad52ffc6d308ef63667ac6fb4bb16a7
by waltermelon[lldb-vscode ]Add Syntax Highlighting to Disassembly View
When lldb cannot find source file thus IDE renders a disassembly view, add syntax highlighting for constants, registers and final line comments for better debugging experience. The original plain disassembly view looks like: {F12401687} An ideal view is like the screenshot attached. {F12401515}
In this diff, the mimeType is a kind of media type for formatting the content in the response to a source request. Elements in the disassembly view, like constants, registers and final line comments are colored for highlighting. A built-in support in the VSCode IDE for syntax highlighting will identify the which mimeType to apply and render the disassembly view as expected.
Reviewed By: wallace, clayborg
Differential Revision: https://reviews.llvm.org/D84555
|
 | lldb/tools/lldb-vscode/syntaxes/arm.disasm |
 | lldb/tools/lldb-vscode/syntaxes/arm64.disasm |
 | lldb/tools/lldb-vscode/syntaxes/disassembly.json |
 | lldb/tools/lldb-vscode/lldb-vscode.cpp |
 | lldb/tools/lldb-vscode/package.json |
 | lldb/tools/lldb-vscode/syntaxes/x86.disasm |
Commit
f8fb7835d6a5e2a75d412e1482fc1c039efef1f0
by arsenm2GlobalISel: Add utilty for getting function argument live ins
Get the argument register and ensure there's a copy to the virtual register. AMDGPU and AArch64 have similarish code to get the livein value, and I also want to use this in multiple places.
This is a bit more aggressive about setting the register class than the original function, but that's probably OK.
I think we're missing a few verifier checks for function live ins. I noticed AArch64's calling convention code is not actually adding liveins to functions, only the entry block (which apparently might not matter that much?). There should probably be a verifier check that entry block live ins are also live into the function. We also might need a verifier check that the copy to the livein virtual register is in the entry block.
|
 | llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h |
 | llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp |
 | llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-call-implicit-args.ll |
 | llvm/include/llvm/CodeGen/GlobalISel/Utils.h |
 | llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp |
 | llvm/test/CodeGen/AArch64/GlobalISel/select-returnaddress-liveins.mir |
 | llvm/test/CodeGen/AMDGPU/GlobalISel/legalize-addrspacecast.mir |
 | llvm/lib/CodeGen/GlobalISel/Utils.cpp |
 | llvm/test/CodeGen/AMDGPU/GlobalISel/irtranslator-call.ll |
Commit
ba3d84d82b750296c11e843365aa85962a561ad4
by Jonas Devlieghere[lldb/Test] Skip tests that try to get the remote environment
We don't support getting the remote environment. The gdb remote protocol has no packet for that.
|
 | lldb/test/API/python_api/sbenvironment/TestSBEnvironment.py |
 | lldb/test/API/python_api/sbplatform/TestSBPlatform.py |
Commit
89011fc3c965811bbc3b6a0770c9d94bb264ad3f
by arsenm2AMDGPU/GlobalISel: Select llvm.returnaddress
|
 | llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp |
 | llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.h |
 | llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp |
 | llvm/test/CodeGen/AMDGPU/returnaddress.ll |
 | llvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-returnaddress.mir |
Commit
65b6dbf9395f8c0b2560f7ffe8dac4b0b32dc2d4
by mtrofin[llvm][NFC] Moved implementation of TrainingLogger outside of its decl
Also renamed a method - printTensor - to print; and added comments.
|
 | llvm/lib/Analysis/DevelopmentModeInlineAdvisor.cpp |
Commit
486e84dfa4923ba506e715098699fc17aa7f9e40
by arsenm2AMDGPU/GlobalISel: Use live in helper function for returnaddress
|
 | llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp |
Commit
e8b7edafc3dd0ab85903eebdfdb3bb7cc2d66743
by Jonas Devlieghere[lldb/Test] Add @skipIfRemote decorator to TestProcessList.py
lldb-platform contains a very minimal support for the qfProcessInfo packet, only allowing the simplest query to get most of the testsuite running, and returning very little information about the matched processes.
|
 | lldb/test/API/commands/platform/process/list/TestProcessList.py |
Commit
09897b146a8a7cb934279e630c0027d5d4de7399
by kparzysz[RDF] Remove uses of RDFRegisters::normalize (deprecate)
This function has been reduced to an identity function for some time.
|
 | llvm/lib/Target/X86/X86LoadValueInjectionLoadHardening.cpp |
 | llvm/include/llvm/CodeGen/RDFRegisters.h |
 | llvm/lib/CodeGen/RDFRegisters.cpp |
 | llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp |
Commit
4a47f1c4cedb497915bba14f5288708cedb62767
by efriedma[SelectionDAG][SVE] Support scalable vectors in getConstantFP()
Differential Revision: https://reviews.llvm.org/D85249
|
 | llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp |
 | llvm/test/CodeGen/AArch64/sve-vector-splat.ll |