SuccessChanges

Summary

  1. [sanitizer_common] Fuchsia OS support code Submitted on behalf of Roland McGrath. Reviewers: vitalybuka, alekseyshl, kcc Reviewed By: vitalybuka Subscribers: cryptoad, srhines, kubamracek, mgorny, phosek, filcab, llvm-commits Tags: #sanitizers Differential Revision: https://reviews.llvm.org/D36031
  2. ARM: Do not use llc -march in tests. `llc -march` is problematic because it only switches the target architecture, but leaves the operating system unchanged. This occasionally leads to indeterministic tests because the OS from LLVM_DEFAULT_TARGET_TRIPLE is used. However we can simply always use `llc -mtriple` instead. This changes all the tests to do this to avoid people using -march when they copy and paste parts of tests. See also the discussion in https://reviews.llvm.org/D35287
  3. PowerPC: Do not use llc -march in tests. `llc -march` is problematic because it only switches the target architecture, but leaves the operating system unchanged. This occasionally leads to indeterministic tests because the OS from LLVM_DEFAULT_TARGET_TRIPLE is used. However we can simply always use `llc -mtriple` instead. This changes all the tests to do this to avoid people using -march when they copy and paste parts of tests. This patch: - Removes -march if the .ll file already has a matching `target triple` directive or -mtriple argument. - In all other cases changes -march=ppc32/-march=ppc64 to -mtriple=ppc32--/-mtriple=ppc64-- See also the discussion in https://reviews.llvm.org/D35287
  4. [Headers][Darwin] Allow #include_next<float.h> to work on Darwin prior to 10.7 This fixes PR31504 and it's a follow up from adding #include_next<float.h> for Darwin in r289018. rdar://problem/29856682
  5. Remove PrologEpilogInserter's usage of DBG_VALUE's offset field In the last half-dozen commits to LLVM I removed code that became dead after removing the offset parameter from llvm.dbg.value gradually proceeding from IR towards the backend. Before I can move on to DwarfDebug and friends there is one last side-called offset I need to remove: This patch modifies PrologEpilogInserter's use of the DBG_VALUE's offset argument to use a DIExpression instead. Because the PrologEpilogInserter runs at the Machine level I had to play a little trick with a named llvm.dbg.mir node to get the DIExpressions to print in MIR dumps (which print the llvm::Module followed by the MachineFunction dump). I also had to add rudimentary DwarfExpression support to CodeView and as a side-effect also fixed a bug (CodeViewDebug::collectVariableInfo was supposed to give up on variables with complex DIExpressions, but would fail to do so for fragments, which are also modeled as DIExpressions). With this last holdover removed we will have only one canonical way of representing offsets to debug locations which will simplify the code in DwarfDebug (and future versions of CodeViewDebug once it starts handling more complex expressions) and make it easier to reason about. This patch is NFC-ish: All test case changes are for assembler comments and the binary output does not change. rdar://problem/33580047 Differential Revision: https://reviews.llvm.org/D36125
  6. [clang] Change the condition of unnecessary packed warning Summary: Change the condition of this unnecessary packed warning. The packed is unnecessary when 1. the alignment of the struct/class won't alter. 2. the size is unchanged. 3. the offset of each field is the same. Remove all field-level warning. Reviewers: chh, akyrtzi, rtrieu Reviewed By: chh Subscribers: rsmith, srhines, cfe-commits, xazax.hun Differential Revision: https://reviews.llvm.org/D34114
  7. [sanitizer_common] Disable filesystem-related code for Fuchsia Summary: Fuchsia doesn't support filesystem access per se at low level. So it won't use any of the filesystem-oriented code in sanitizer_common. Submitted on behalf of Roland McGrath. Reviewers: vitalybuka, alekseyshl, kcc Reviewed By: vitalybuka Subscribers: kubamracek, phosek, filcab, llvm-commits Tags: #sanitizers Differential Revision: https://reviews.llvm.org/D36029
  8. [AArch64] Fix a typo in isExtFreeImpl() next => not Differential Revision: https://reviews.llvm.org/D36104
  9. [llvm-cov] Allow specifying distinct architectures for each loaded binary The coverage tool needs to know which slice to look at when it's handed a universal binary. Some projects need to look at aggregate coverage reports for a variety of slices in different binaries: this patch adds support for these kinds of projects to llvm-cov. rdar://problem/33579007
  10. [Hexagon] Fix some Clang-tidy modernize-use-using and Include What You Use warnings; other minor fixes (NFC).
  11. [sanitizer_common] Fuchsia support for interceptors Summary: Actually Fuchsia non-support for interceptors. Fuchsia doesn't use interceptors in the common sense at all. Almost all system library functions don't need interception at all, because the system libraries are just themselves compiled with sanitizers enabled and have specific hook interfaces where needed to inform the sanitizer runtime about thread lifetimes and the like. For the few functions that do get intercepted, they don't use a generic mechanism like dlsym with RTLD_NEXT to find the underlying system library function. Instead, they use specific extra symbol names published by the system library (e.g. __unsanitized_memcpy). Submitted on behalf of Roland McGrath. Reviewers: vitalybuka, alekseyshl, kcc, filcab Reviewed By: filcab Subscribers: kubamracek, phosek, filcab, llvm-commits Tags: #sanitizers Differential Revision: https://reviews.llvm.org/D36028
  12. [AArch64] Rewrite stack frame handling for win64 vararg functions The previous attempt, which made do with a single offset in computeCalleeSaveRegisterPairs, wasn't quite enough. The previous attempt only worked as long as CombineSPBump == true (since the offset would be adjusted later in fixupCalleeSaveRestoreStackOffset). Instead include the size for the fixed stack area used for win64 varargs in calculations in emitPrologue/emitEpilogue. The stack consists of mainly three parts; - AFI->getLocalStackSize() - AFI->getCalleeSavedStackSize() - FixedObject Most of the places in the code which previously used the CSStackSize now use PrologueSaveSize instead, which is the sum of the latter two, while some cases which need exactly the middle one use AFI->getCalleeSavedStackSize() explicitly instead of a local variable. In addition to moving the offsetting into emitPrologue/emitEpilogue (which fixes functions with CombineSPBump == false), also set the frame pointer to point to the right location, where the frame pointer and link register actually are stored. In addition to the prologue/epilogue, this also requires changes to resolveFrameIndexReference. Add tests for a function that keeps a frame pointer and another one that uses a VLA. Differential Revision: https://reviews.llvm.org/D35919
  13. AMDGPU: Fix handling of div_scale with undef inputs The src0 register must match src1 or src2, but if these were undefined they could end up using different implicit_defed virtual registers. Force these to use one undef vreg or pick the defined other register. Also fixes producing invalid nodes without the right number of inputs when src2 is undef.
  14. [ubsan] Enable UBSan build for Fuchsia Submitted on behalf of Roland McGrath. Reviewers: vitalybuka, alekseyshl, kcc Reviewed By: vitalybuka Subscribers: srhines, kubamracek, mgorny, phosek, filcab, llvm-commits Tags: #sanitizers Differential Revision: https://reviews.llvm.org/D36033
  15. Fix creating bitcasts with wrong address space In a future commit AMDGPU will start passing aggregates directly to more functions, triggering asserts in test/CodeGenOpenCL/addr-space-struct-arg.cl
  16. [DAG] Factor out common expressions. NFC.
  17. [Value Tracking] Default argument to true and rename accordingly. NFC. IMHO this is a bit more readable.
  18. [clang-diff] Renames, NFC
  19. [clang-diff] Move data declarations to the public header
  20. AMDGPU: Add test for r308774
  21. AMDGPU: Initial implementation of calls Includes a hack to fix the type selected for the GlobalAddress of the function, which will be fixed by changing the default datalayout to use generic pointers for 0.
  22. Revert "Thread Safety Analysis: fix assert_capability." This reverts commit rL309725. Broke test/Sema/attr-capabilities.c.
  23. [DebugInfo] Don't turn dbg.declare into DBG_VALUE for static allocas Summary: We already have information about static alloca stack locations in our side table. Emitting instructions for them is inefficient, and it only happens when the address of the alloca has been materialized within the current block, which isn't often. Reviewers: aprantl, probinson, dblaikie Subscribers: jfb, dschuff, sbc100, jgravelle-google, hiraditya, llvm-commits, aheejin Differential Revision: https://reviews.llvm.org/D36117
  24. [Value Tracking] Refactor and/or logic into helper. NFC.
  25. Thread Safety Analysis: fix assert_capability. Summary: Previously, the assert_capability attribute was completely ignored by thread safety analysis. Reviewers: delesley, rnk Reviewed By: delesley Subscribers: cfe-commits Differential Revision: https://reviews.llvm.org/D36122
  26. [CMake] Include sancov tool in Fuchsia toolchain Differential Revision: https://reviews.llvm.org/D35930
  27. [AMDGPU] Put a function used only inside assert() under NDEBUG.
  28. [Sema] Fix lax conversion between non ext vectors r282968 introduced a regression due to the lack of proper testing. Re-add lax conversion support between non ext vectors for compound assignments and add a test for that. rdar://problem/28639467
  29. [lanai] Add getIntImmCost in LanaiTargetTransformInfo. Add simple int immediate cost function.
  30. [clangd] Fix more MSVC compilation failures. It turns out MSVC does not allow non-copyable classes in std::future and std::promise template arguments.
  31. Pull out VectorNumElements value. NFC.
  32. [X86][SSE3] Add scheduler tests for MONITOR/MWAIT
  33. Revert "[DAG] Extend visitSCALAR_TO_VECTOR optimization to truncated vector." This reverts commit r309680 which appears to be raising an assertion in the test-suite.
  34. [libFuzzer] temporarty remove pc-tables and disable test/fuzzer-printcovpcs.test until this can be fixed on Windows
Revision 309756 by Vitaly Buka:
[sanitizer_common] Fuchsia OS support code

Submitted on behalf of Roland McGrath.

Reviewers: vitalybuka, alekseyshl, kcc

Reviewed By: vitalybuka

Subscribers: cryptoad, srhines, kubamracek, mgorny, phosek, filcab, llvm-commits

Tags: #sanitizers

Differential Revision: https://reviews.llvm.org/D36031
Change TypePath in RepositoryPath in Workspace
The file was modified/compiler-rt/trunk/CMakeLists.txtcompiler-rt.src/CMakeLists.txt
The file was modified/compiler-rt/trunk/cmake/config-ix.cmakecompiler-rt.src/cmake/config-ix.cmake
The file was modified/compiler-rt/trunk/lib/sanitizer_common/CMakeLists.txtcompiler-rt.src/lib/sanitizer_common/CMakeLists.txt
The file was added/compiler-rt/trunk/lib/sanitizer_common/sanitizer_fuchsia.cccompiler-rt.src/lib/sanitizer_common/sanitizer_fuchsia.cc
The file was added/compiler-rt/trunk/lib/sanitizer_common/sanitizer_fuchsia.hcompiler-rt.src/lib/sanitizer_common/sanitizer_fuchsia.h
The file was modified/compiler-rt/trunk/lib/sanitizer_common/sanitizer_printf.cccompiler-rt.src/lib/sanitizer_common/sanitizer_printf.cc
Revision 309755 by matze:
ARM: Do not use llc -march in tests.

`llc -march` is problematic because it only switches the target
architecture, but leaves the operating system unchanged. This
occasionally leads to indeterministic tests because the OS from
LLVM_DEFAULT_TARGET_TRIPLE is used.

However we can simply always use `llc -mtriple` instead. This changes
all the tests to do this to avoid people using -march when they copy and
paste parts of tests.

See also the discussion in https://reviews.llvm.org/D35287
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/test/CodeGen/ARM/2007-03-27-RegScavengerAssert.llllvm.src/test/CodeGen/ARM/2007-03-27-RegScavengerAssert.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2007-03-30-RegScavengerAssert.llllvm.src/test/CodeGen/ARM/2007-03-30-RegScavengerAssert.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2007-04-02-RegScavengerAssert.llllvm.src/test/CodeGen/ARM/2007-04-02-RegScavengerAssert.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2007-05-09-tailmerge-2.llllvm.src/test/CodeGen/ARM/2007-05-09-tailmerge-2.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2007-05-14-RegScavengerAssert.llllvm.src/test/CodeGen/ARM/2007-05-14-RegScavengerAssert.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2007-05-22-tailmerge-3.llllvm.src/test/CodeGen/ARM/2007-05-22-tailmerge-3.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2009-02-16-SpillerBug.llllvm.src/test/CodeGen/ARM/2009-02-16-SpillerBug.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2009-02-27-SpillerBug.llllvm.src/test/CodeGen/ARM/2009-02-27-SpillerBug.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2009-06-30-RegScavengerAssert.llllvm.src/test/CodeGen/ARM/2009-06-30-RegScavengerAssert.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2009-06-30-RegScavengerAssert2.llllvm.src/test/CodeGen/ARM/2009-06-30-RegScavengerAssert2.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2009-06-30-RegScavengerAssert3.llllvm.src/test/CodeGen/ARM/2009-06-30-RegScavengerAssert3.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2009-06-30-RegScavengerAssert4.llllvm.src/test/CodeGen/ARM/2009-06-30-RegScavengerAssert4.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2009-06-30-RegScavengerAssert5.llllvm.src/test/CodeGen/ARM/2009-06-30-RegScavengerAssert5.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2009-07-01-CommuteBug.llllvm.src/test/CodeGen/ARM/2009-07-01-CommuteBug.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2009-08-02-RegScavengerAssert-Neon.llllvm.src/test/CodeGen/ARM/2009-08-02-RegScavengerAssert-Neon.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2009-08-21-PostRAKill.llllvm.src/test/CodeGen/ARM/2009-08-21-PostRAKill.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2009-08-31-LSDA-Name.llllvm.src/test/CodeGen/ARM/2009-08-31-LSDA-Name.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2009-09-09-fpcmp-ole.llllvm.src/test/CodeGen/ARM/2009-09-09-fpcmp-ole.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2010-05-14-IllegalType.llllvm.src/test/CodeGen/ARM/2010-05-14-IllegalType.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2010-06-21-nondarwin-tc.llllvm.src/test/CodeGen/ARM/2010-06-21-nondarwin-tc.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2011-09-19-cpsr.llllvm.src/test/CodeGen/ARM/2011-09-19-cpsr.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2011-10-26-ExpandUnalignedLoadCrash.llllvm.src/test/CodeGen/ARM/2011-10-26-ExpandUnalignedLoadCrash.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2011-10-26-memset-inline.llllvm.src/test/CodeGen/ARM/2011-10-26-memset-inline.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2012-03-05-FPSCR-bug.llllvm.src/test/CodeGen/ARM/2012-03-05-FPSCR-bug.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2012-08-13-bfi.llllvm.src/test/CodeGen/ARM/2012-08-13-bfi.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/2012-08-27-CopyPhysRegCrash.llllvm.src/test/CodeGen/ARM/2012-08-27-CopyPhysRegCrash.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/alloca.llllvm.src/test/CodeGen/ARM/alloca.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/arm-and-tst-peephole.llllvm.src/test/CodeGen/ARM/arm-and-tst-peephole.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/big-endian-neon-bitconv.llllvm.src/test/CodeGen/ARM/big-endian-neon-bitconv.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/call_nolink.llllvm.src/test/CodeGen/ARM/call_nolink.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/cdp.llllvm.src/test/CodeGen/ARM/cdp.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/cdp2.llllvm.src/test/CodeGen/ARM/cdp2.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/cse-libcalls.llllvm.src/test/CodeGen/ARM/cse-libcalls.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/deps-fix.llllvm.src/test/CodeGen/ARM/deps-fix.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/emutls1.llllvm.src/test/CodeGen/ARM/emutls1.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/global-merge.llllvm.src/test/CodeGen/ARM/global-merge.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/ifcvt-callback.llllvm.src/test/CodeGen/ARM/ifcvt-callback.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/mult-alt-generic-arm.llllvm.src/test/CodeGen/ARM/mult-alt-generic-arm.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/peephole-bitcast.llllvm.src/test/CodeGen/ARM/peephole-bitcast.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/saxpy10-a9.llllvm.src/test/CodeGen/ARM/saxpy10-a9.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/ssp-data-layout.llllvm.src/test/CodeGen/ARM/ssp-data-layout.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/subtarget-features-long-calls.llllvm.src/test/CodeGen/ARM/subtarget-features-long-calls.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/subtarget-no-movt.llllvm.src/test/CodeGen/ARM/subtarget-no-movt.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/thumb1-div.llllvm.src/test/CodeGen/ARM/thumb1-div.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/tls-models.llllvm.src/test/CodeGen/ARM/tls-models.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/tls1.llllvm.src/test/CodeGen/ARM/tls1.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/tls2.llllvm.src/test/CodeGen/ARM/tls2.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/unsafe-fsub.llllvm.src/test/CodeGen/ARM/unsafe-fsub.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/vargs_align.llllvm.src/test/CodeGen/ARM/vargs_align.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/vcvt-cost.llllvm.src/test/CodeGen/ARM/vcvt-cost.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/vector-spilling.llllvm.src/test/CodeGen/ARM/vector-spilling.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/vfloatintrinsics.llllvm.src/test/CodeGen/ARM/vfloatintrinsics.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/vldm-sched-a9.llllvm.src/test/CodeGen/ARM/vldm-sched-a9.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/vselect_imax.llllvm.src/test/CodeGen/ARM/vselect_imax.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/zextload_demandedbits.llllvm.src/test/CodeGen/ARM/zextload_demandedbits.ll
The file was modified/llvm/trunk/test/CodeGen/Thumb2/constant-islands.llllvm.src/test/CodeGen/Thumb2/constant-islands.ll
The file was modified/llvm/trunk/test/CodeGen/Thumb2/cortex-fp.llllvm.src/test/CodeGen/Thumb2/cortex-fp.ll
The file was modified/llvm/trunk/test/CodeGen/Thumb2/intrinsics-coprocessor.llllvm.src/test/CodeGen/Thumb2/intrinsics-coprocessor.ll
The file was modified/llvm/trunk/test/CodeGen/Thumb2/large-stack.llllvm.src/test/CodeGen/Thumb2/large-stack.ll
The file was modified/llvm/trunk/test/CodeGen/Thumb2/segmented-stacks.llllvm.src/test/CodeGen/Thumb2/segmented-stacks.ll
The file was modified/llvm/trunk/test/CodeGen/Thumb2/thumb2-rev16.llllvm.src/test/CodeGen/Thumb2/thumb2-rev16.ll
Revision 309754 by matze:
PowerPC: Do not use llc -march in tests.

`llc -march` is problematic because it only switches the target
architecture, but leaves the operating system unchanged. This
occasionally leads to indeterministic tests because the OS from
LLVM_DEFAULT_TARGET_TRIPLE is used.

However we can simply always use `llc -mtriple` instead. This changes
all the tests to do this to avoid people using -march when they copy and
paste parts of tests.

This patch:
- Removes -march if the .ll file already has a matching `target triple`
  directive or -mtriple argument.
- In all other cases changes -march=ppc32/-march=ppc64 to
  -mtriple=ppc32--/-mtriple=ppc64--

See also the discussion in https://reviews.llvm.org/D35287
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2004-11-29-ShrCrash.llllvm.src/test/CodeGen/PowerPC/2004-11-29-ShrCrash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2004-11-30-shift-crash.llllvm.src/test/CodeGen/PowerPC/2004-11-30-shift-crash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2004-11-30-shr-var-crash.llllvm.src/test/CodeGen/PowerPC/2004-11-30-shr-var-crash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2004-12-12-ZeroSizeCommon.llllvm.src/test/CodeGen/PowerPC/2004-12-12-ZeroSizeCommon.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2005-01-14-SetSelectCrash.llllvm.src/test/CodeGen/PowerPC/2005-01-14-SetSelectCrash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2005-01-14-UndefLong.llllvm.src/test/CodeGen/PowerPC/2005-01-14-UndefLong.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2005-08-12-rlwimi-crash.llllvm.src/test/CodeGen/PowerPC/2005-08-12-rlwimi-crash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2005-09-02-LegalizeDuplicatesCalls.llllvm.src/test/CodeGen/PowerPC/2005-09-02-LegalizeDuplicatesCalls.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2005-10-08-ArithmeticRotate.llllvm.src/test/CodeGen/PowerPC/2005-10-08-ArithmeticRotate.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-04-01-FloatDoubleExtend.llllvm.src/test/CodeGen/PowerPC/2006-04-01-FloatDoubleExtend.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-04-05-splat-ish.llllvm.src/test/CodeGen/PowerPC/2006-04-05-splat-ish.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-04-19-vmaddfp-crash.llllvm.src/test/CodeGen/PowerPC/2006-04-19-vmaddfp-crash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-05-12-rlwimi-crash.llllvm.src/test/CodeGen/PowerPC/2006-05-12-rlwimi-crash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-07-19-stwbrx-crash.llllvm.src/test/CodeGen/PowerPC/2006-07-19-stwbrx-crash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-08-11-RetVector.llllvm.src/test/CodeGen/PowerPC/2006-08-11-RetVector.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-09-28-shift_64.llllvm.src/test/CodeGen/PowerPC/2006-09-28-shift_64.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-10-13-Miscompile.llllvm.src/test/CodeGen/PowerPC/2006-10-13-Miscompile.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-10-17-brcc-miscompile.llllvm.src/test/CodeGen/PowerPC/2006-10-17-brcc-miscompile.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-10-17-ppc64-alloca.llllvm.src/test/CodeGen/PowerPC/2006-10-17-ppc64-alloca.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-11-10-DAGCombineMiscompile.llllvm.src/test/CodeGen/PowerPC/2006-11-10-DAGCombineMiscompile.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-11-29-AltivecFPSplat.llllvm.src/test/CodeGen/PowerPC/2006-11-29-AltivecFPSplat.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-12-07-LargeAlloca.llllvm.src/test/CodeGen/PowerPC/2006-12-07-LargeAlloca.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2006-12-07-SelectCrash.llllvm.src/test/CodeGen/PowerPC/2006-12-07-SelectCrash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-01-04-ArgExtension.llllvm.src/test/CodeGen/PowerPC/2007-01-04-ArgExtension.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-01-15-AsmDialect.llllvm.src/test/CodeGen/PowerPC/2007-01-15-AsmDialect.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-01-29-lbrx-asm.llllvm.src/test/CodeGen/PowerPC/2007-01-29-lbrx-asm.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-01-31-InlineAsmAddrMode.llllvm.src/test/CodeGen/PowerPC/2007-01-31-InlineAsmAddrMode.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-02-16-AlignPacked.llllvm.src/test/CodeGen/PowerPC/2007-02-16-AlignPacked.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-03-30-SpillerCrash.llllvm.src/test/CodeGen/PowerPC/2007-03-30-SpillerCrash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-04-24-InlineAsm-I-Modifier.llllvm.src/test/CodeGen/PowerPC/2007-04-24-InlineAsm-I-Modifier.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-05-14-InlineAsmSelectCrash.llllvm.src/test/CodeGen/PowerPC/2007-05-14-InlineAsmSelectCrash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-05-22-tailmerge-3.llllvm.src/test/CodeGen/PowerPC/2007-05-22-tailmerge-3.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-05-30-dagcombine-miscomp.llllvm.src/test/CodeGen/PowerPC/2007-05-30-dagcombine-miscomp.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-06-28-BCCISelBug.llllvm.src/test/CodeGen/PowerPC/2007-06-28-BCCISelBug.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-08-04-CoalescerAssert.llllvm.src/test/CodeGen/PowerPC/2007-08-04-CoalescerAssert.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-09-04-AltivecDST.llllvm.src/test/CodeGen/PowerPC/2007-09-04-AltivecDST.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-09-07-LoadStoreIdxForms.llllvm.src/test/CodeGen/PowerPC/2007-09-07-LoadStoreIdxForms.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-09-11-RegCoalescerAssert.llllvm.src/test/CodeGen/PowerPC/2007-09-11-RegCoalescerAssert.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-10-16-InlineAsmFrameOffset.llllvm.src/test/CodeGen/PowerPC/2007-10-16-InlineAsmFrameOffset.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-10-18-PtrArithmetic.llllvm.src/test/CodeGen/PowerPC/2007-10-18-PtrArithmetic.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2007-11-19-VectorSplitting.llllvm.src/test/CodeGen/PowerPC/2007-11-19-VectorSplitting.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2008-03-17-RegScavengerCrash.llllvm.src/test/CodeGen/PowerPC/2008-03-17-RegScavengerCrash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2008-03-18-RegScavengerAssert.llllvm.src/test/CodeGen/PowerPC/2008-03-18-RegScavengerAssert.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2008-03-24-AddressRegImm.llllvm.src/test/CodeGen/PowerPC/2008-03-24-AddressRegImm.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2008-03-24-CoalescerBug.llllvm.src/test/CodeGen/PowerPC/2008-03-24-CoalescerBug.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2008-05-01-ppc_fp128.llllvm.src/test/CodeGen/PowerPC/2008-05-01-ppc_fp128.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2008-06-19-LegalizerCrash.llllvm.src/test/CodeGen/PowerPC/2008-06-19-LegalizerCrash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2008-06-21-F128LoadStore.llllvm.src/test/CodeGen/PowerPC/2008-06-21-F128LoadStore.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2008-06-23-LiveVariablesCrash.llllvm.src/test/CodeGen/PowerPC/2008-06-23-LiveVariablesCrash.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2008-07-10-SplatMiscompile.llllvm.src/test/CodeGen/PowerPC/2008-07-10-SplatMiscompile.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2008-10-28-UnprocessedNode.llllvm.src/test/CodeGen/PowerPC/2008-10-28-UnprocessedNode.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2008-10-28-f128-i32.llllvm.src/test/CodeGen/PowerPC/2008-10-28-f128-i32.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2009-07-16-InlineAsm-M-Operand.llllvm.src/test/CodeGen/PowerPC/2009-07-16-InlineAsm-M-Operand.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2009-08-17-inline-asm-addr-mode-breakage.llllvm.src/test/CodeGen/PowerPC/2009-08-17-inline-asm-addr-mode-breakage.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2009-09-18-carrybit.llllvm.src/test/CodeGen/PowerPC/2009-09-18-carrybit.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2010-03-09-indirect-call.llllvm.src/test/CodeGen/PowerPC/2010-03-09-indirect-call.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/2010-05-03-retaddr1.llllvm.src/test/CodeGen/PowerPC/2010-05-03-retaddr1.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/Atomics-64.llllvm.src/test/CodeGen/PowerPC/Atomics-64.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/DbgValueOtherTargets.testllvm.src/test/CodeGen/PowerPC/DbgValueOtherTargets.test
The file was modified/llvm/trunk/test/CodeGen/PowerPC/Frames-alloca.llllvm.src/test/CodeGen/PowerPC/Frames-alloca.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/Frames-large.llllvm.src/test/CodeGen/PowerPC/Frames-large.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/Frames-leaf.llllvm.src/test/CodeGen/PowerPC/Frames-leaf.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/Frames-small.llllvm.src/test/CodeGen/PowerPC/Frames-small.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/LargeAbsoluteAddr.llllvm.src/test/CodeGen/PowerPC/LargeAbsoluteAddr.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/MergeConsecutiveStores.llllvm.src/test/CodeGen/PowerPC/MergeConsecutiveStores.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/a2-fp-basic.llllvm.src/test/CodeGen/PowerPC/a2-fp-basic.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/a2q-stackalign.llllvm.src/test/CodeGen/PowerPC/a2q-stackalign.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/a2q.llllvm.src/test/CodeGen/PowerPC/a2q.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/addi-reassoc.llllvm.src/test/CodeGen/PowerPC/addi-reassoc.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/and-branch.llllvm.src/test/CodeGen/PowerPC/and-branch.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/and-elim.llllvm.src/test/CodeGen/PowerPC/and-elim.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/and-imm.llllvm.src/test/CodeGen/PowerPC/and-imm.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/and_add.llllvm.src/test/CodeGen/PowerPC/and_add.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/and_sext.llllvm.src/test/CodeGen/PowerPC/and_sext.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/and_sra.llllvm.src/test/CodeGen/PowerPC/and_sra.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/asm-Zy.llllvm.src/test/CodeGen/PowerPC/asm-Zy.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/atomic-1.llllvm.src/test/CodeGen/PowerPC/atomic-1.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/atomic-2.llllvm.src/test/CodeGen/PowerPC/atomic-2.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/atomics-fences.llllvm.src/test/CodeGen/PowerPC/atomics-fences.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/atomics-indexed.llllvm.src/test/CodeGen/PowerPC/atomics-indexed.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/atomics.llllvm.src/test/CodeGen/PowerPC/atomics.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/big-endian-actual-args.llllvm.src/test/CodeGen/PowerPC/big-endian-actual-args.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/big-endian-call-result.llllvm.src/test/CodeGen/PowerPC/big-endian-call-result.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/big-endian-formal-args.llllvm.src/test/CodeGen/PowerPC/big-endian-formal-args.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/blockaddress.llllvm.src/test/CodeGen/PowerPC/blockaddress.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/branch-opt.llllvm.src/test/CodeGen/PowerPC/branch-opt.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/bswap-load-store.llllvm.src/test/CodeGen/PowerPC/bswap-load-store.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/buildvec_canonicalize.llllvm.src/test/CodeGen/PowerPC/buildvec_canonicalize.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/calls.llllvm.src/test/CodeGen/PowerPC/calls.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/cmp-cmp.llllvm.src/test/CodeGen/PowerPC/cmp-cmp.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/coal-sections.llllvm.src/test/CodeGen/PowerPC/coal-sections.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/coalesce-ext.llllvm.src/test/CodeGen/PowerPC/coalesce-ext.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/compare-simm.llllvm.src/test/CodeGen/PowerPC/compare-simm.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/constants.llllvm.src/test/CodeGen/PowerPC/constants.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/cr_spilling.llllvm.src/test/CodeGen/PowerPC/cr_spilling.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ctrloop-asm.llllvm.src/test/CodeGen/PowerPC/ctrloop-asm.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ctrloop-le.llllvm.src/test/CodeGen/PowerPC/ctrloop-le.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ctrloop-lt.llllvm.src/test/CodeGen/PowerPC/ctrloop-lt.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ctrloop-ne.llllvm.src/test/CodeGen/PowerPC/ctrloop-ne.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ctrloop-reg.llllvm.src/test/CodeGen/PowerPC/ctrloop-reg.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ctrloop-s000.llllvm.src/test/CodeGen/PowerPC/ctrloop-s000.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ctrloop-sums.llllvm.src/test/CodeGen/PowerPC/ctrloop-sums.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ctrloop-udivti3.llllvm.src/test/CodeGen/PowerPC/ctrloop-udivti3.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ctrloops.llllvm.src/test/CodeGen/PowerPC/ctrloops.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/cttz.llllvm.src/test/CodeGen/PowerPC/cttz.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/dbg.llllvm.src/test/CodeGen/PowerPC/dbg.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/delete-node.llllvm.src/test/CodeGen/PowerPC/delete-node.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/div-2.llllvm.src/test/CodeGen/PowerPC/div-2.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/eqv-andc-orc-nor.llllvm.src/test/CodeGen/PowerPC/eqv-andc-orc-nor.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/extsh.llllvm.src/test/CodeGen/PowerPC/extsh.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fabs.llllvm.src/test/CodeGen/PowerPC/fabs.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fma-assoc.llllvm.src/test/CodeGen/PowerPC/fma-assoc.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fma-ext.llllvm.src/test/CodeGen/PowerPC/fma-ext.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fma.llllvm.src/test/CodeGen/PowerPC/fma.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fmaxnum.llllvm.src/test/CodeGen/PowerPC/fmaxnum.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fminnum.llllvm.src/test/CodeGen/PowerPC/fminnum.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fnabs.llllvm.src/test/CodeGen/PowerPC/fnabs.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fneg.llllvm.src/test/CodeGen/PowerPC/fneg.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fold-li.llllvm.src/test/CodeGen/PowerPC/fold-li.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fp-branch.llllvm.src/test/CodeGen/PowerPC/fp-branch.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fp-int-fp.llllvm.src/test/CodeGen/PowerPC/fp-int-fp.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fp_to_uint.llllvm.src/test/CodeGen/PowerPC/fp_to_uint.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fpcopy.llllvm.src/test/CodeGen/PowerPC/fpcopy.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/frounds.llllvm.src/test/CodeGen/PowerPC/frounds.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/fsqrt.llllvm.src/test/CodeGen/PowerPC/fsqrt.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/hello.llllvm.src/test/CodeGen/PowerPC/hello.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/i1-to-double.llllvm.src/test/CodeGen/PowerPC/i1-to-double.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/i128-and-beyond.llllvm.src/test/CodeGen/PowerPC/i128-and-beyond.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/i64_fp.llllvm.src/test/CodeGen/PowerPC/i64_fp.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/iabs.llllvm.src/test/CodeGen/PowerPC/iabs.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/illegal-element-type.llllvm.src/test/CodeGen/PowerPC/illegal-element-type.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/indirectbr.llllvm.src/test/CodeGen/PowerPC/indirectbr.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/inlineasm-copy.llllvm.src/test/CodeGen/PowerPC/inlineasm-copy.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/int-fp-conv-0.llllvm.src/test/CodeGen/PowerPC/int-fp-conv-0.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/int-fp-conv-1.llllvm.src/test/CodeGen/PowerPC/int-fp-conv-1.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/inverted-bool-compares.llllvm.src/test/CodeGen/PowerPC/inverted-bool-compares.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ispositive.llllvm.src/test/CodeGen/PowerPC/ispositive.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/itofp128.llllvm.src/test/CodeGen/PowerPC/itofp128.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/lha.llllvm.src/test/CodeGen/PowerPC/lha.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/load-constant-addr.llllvm.src/test/CodeGen/PowerPC/load-constant-addr.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/long-compare.llllvm.src/test/CodeGen/PowerPC/long-compare.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/mature-mc-support.llllvm.src/test/CodeGen/PowerPC/mature-mc-support.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/mem-rr-addr-mode.llllvm.src/test/CodeGen/PowerPC/mem-rr-addr-mode.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/mem_update.llllvm.src/test/CodeGen/PowerPC/mem_update.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/mul-neg-power-2.llllvm.src/test/CodeGen/PowerPC/mul-neg-power-2.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/mul-with-overflow.llllvm.src/test/CodeGen/PowerPC/mul-with-overflow.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/mulhs.llllvm.src/test/CodeGen/PowerPC/mulhs.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/mult-alt-generic-powerpc.llllvm.src/test/CodeGen/PowerPC/mult-alt-generic-powerpc.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/mult-alt-generic-powerpc64.llllvm.src/test/CodeGen/PowerPC/mult-alt-generic-powerpc64.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/neg.llllvm.src/test/CodeGen/PowerPC/neg.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/popcnt.llllvm.src/test/CodeGen/PowerPC/popcnt.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppc-vaarg-agg.llllvm.src/test/CodeGen/PowerPC/ppc-vaarg-agg.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppc32-i1-vaarg.llllvm.src/test/CodeGen/PowerPC/ppc32-i1-vaarg.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppc440-fp-basic.llllvm.src/test/CodeGen/PowerPC/ppc440-fp-basic.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppc440-msync.llllvm.src/test/CodeGen/PowerPC/ppc440-msync.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppc64-altivec-abi.llllvm.src/test/CodeGen/PowerPC/ppc64-altivec-abi.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppc64-byval-align.llllvm.src/test/CodeGen/PowerPC/ppc64-byval-align.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppc64-calls.llllvm.src/test/CodeGen/PowerPC/ppc64-calls.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppc64-get-cache-line-size.llllvm.src/test/CodeGen/PowerPC/ppc64-get-cache-line-size.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppc64le-aggregates.llllvm.src/test/CodeGen/PowerPC/ppc64le-aggregates.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppc64le-calls.llllvm.src/test/CodeGen/PowerPC/ppc64le-calls.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppc64le-localentry-large.llllvm.src/test/CodeGen/PowerPC/ppc64le-localentry-large.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppc64le-localentry.llllvm.src/test/CodeGen/PowerPC/ppc64le-localentry.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppcf128-2.llllvm.src/test/CodeGen/PowerPC/ppcf128-2.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppcf128-3.llllvm.src/test/CodeGen/PowerPC/ppcf128-3.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/ppcf128-4.llllvm.src/test/CodeGen/PowerPC/ppcf128-4.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/pr18663-2.llllvm.src/test/CodeGen/PowerPC/pr18663-2.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/pr18663.llllvm.src/test/CodeGen/PowerPC/pr18663.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/pr3711_widen_bit.llllvm.src/test/CodeGen/PowerPC/pr3711_widen_bit.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/pwr3-6x.llllvm.src/test/CodeGen/PowerPC/pwr3-6x.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/qpx-bv-sint.llllvm.src/test/CodeGen/PowerPC/qpx-bv-sint.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/qpx-func-clobber.llllvm.src/test/CodeGen/PowerPC/qpx-func-clobber.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/qpx-load.llllvm.src/test/CodeGen/PowerPC/qpx-load.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/qpx-s-load.llllvm.src/test/CodeGen/PowerPC/qpx-s-load.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/qpx-s-sel.llllvm.src/test/CodeGen/PowerPC/qpx-s-sel.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/qpx-s-store.llllvm.src/test/CodeGen/PowerPC/qpx-s-store.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/qpx-sel.llllvm.src/test/CodeGen/PowerPC/qpx-sel.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/qpx-store.llllvm.src/test/CodeGen/PowerPC/qpx-store.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/reg-coalesce-simple.llllvm.src/test/CodeGen/PowerPC/reg-coalesce-simple.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/restore-r30.llllvm.src/test/CodeGen/PowerPC/restore-r30.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/retaddr.llllvm.src/test/CodeGen/PowerPC/retaddr.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/return-val-i128.llllvm.src/test/CodeGen/PowerPC/return-val-i128.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/rlwimi-commute.llllvm.src/test/CodeGen/PowerPC/rlwimi-commute.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/rlwimi-keep-rsh.llllvm.src/test/CodeGen/PowerPC/rlwimi-keep-rsh.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/rlwimi.llllvm.src/test/CodeGen/PowerPC/rlwimi.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/rlwimi2.llllvm.src/test/CodeGen/PowerPC/rlwimi2.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/rlwimi3.llllvm.src/test/CodeGen/PowerPC/rlwimi3.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/rlwinm.llllvm.src/test/CodeGen/PowerPC/rlwinm.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/rlwinm2.llllvm.src/test/CodeGen/PowerPC/rlwinm2.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/rotl-2.llllvm.src/test/CodeGen/PowerPC/rotl-2.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/rotl-64.llllvm.src/test/CodeGen/PowerPC/rotl-64.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/rotl.llllvm.src/test/CodeGen/PowerPC/rotl.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/s000-alias-misched.llllvm.src/test/CodeGen/PowerPC/s000-alias-misched.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/save-bp.llllvm.src/test/CodeGen/PowerPC/save-bp.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/save-cr-ppc32svr4.llllvm.src/test/CodeGen/PowerPC/save-cr-ppc32svr4.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/save-crbp-ppc32svr4.llllvm.src/test/CodeGen/PowerPC/save-crbp-ppc32svr4.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/select-cc.llllvm.src/test/CodeGen/PowerPC/select-cc.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/select_lt0.llllvm.src/test/CodeGen/PowerPC/select_lt0.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/setcc_no_zext.llllvm.src/test/CodeGen/PowerPC/setcc_no_zext.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/seteq-0.llllvm.src/test/CodeGen/PowerPC/seteq-0.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/shl_elim.llllvm.src/test/CodeGen/PowerPC/shl_elim.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/shl_sext.llllvm.src/test/CodeGen/PowerPC/shl_sext.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/sign_ext_inreg1.llllvm.src/test/CodeGen/PowerPC/sign_ext_inreg1.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/small-arguments.llllvm.src/test/CodeGen/PowerPC/small-arguments.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/stfiwx.llllvm.src/test/CodeGen/PowerPC/stfiwx.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/store-load-fwd.llllvm.src/test/CodeGen/PowerPC/store-load-fwd.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/subc.llllvm.src/test/CodeGen/PowerPC/subc.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/tailcall1.llllvm.src/test/CodeGen/PowerPC/tailcall1.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/tls-cse.llllvm.src/test/CodeGen/PowerPC/tls-cse.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/tls-pic.llllvm.src/test/CodeGen/PowerPC/tls-pic.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/tls-store2.llllvm.src/test/CodeGen/PowerPC/tls-store2.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/tls.llllvm.src/test/CodeGen/PowerPC/tls.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/trampoline.llllvm.src/test/CodeGen/PowerPC/trampoline.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/unsafe-math.llllvm.src/test/CodeGen/PowerPC/unsafe-math.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vcmp-fold.llllvm.src/test/CodeGen/PowerPC/vcmp-fold.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_abs.llllvm.src/test/CodeGen/PowerPC/vec_abs.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_auto_constant.llllvm.src/test/CodeGen/PowerPC/vec_auto_constant.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_br_cmp.llllvm.src/test/CodeGen/PowerPC/vec_br_cmp.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_buildvector_loadstore.llllvm.src/test/CodeGen/PowerPC/vec_buildvector_loadstore.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_call.llllvm.src/test/CodeGen/PowerPC/vec_call.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_fneg.llllvm.src/test/CodeGen/PowerPC/vec_fneg.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_insert.llllvm.src/test/CodeGen/PowerPC/vec_insert.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_misaligned.llllvm.src/test/CodeGen/PowerPC/vec_misaligned.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_mul.llllvm.src/test/CodeGen/PowerPC/vec_mul.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_perf_shuffle.llllvm.src/test/CodeGen/PowerPC/vec_perf_shuffle.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_shift.llllvm.src/test/CodeGen/PowerPC/vec_shift.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_shuffle.llllvm.src/test/CodeGen/PowerPC/vec_shuffle.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_splat.llllvm.src/test/CodeGen/PowerPC/vec_splat.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_splat_constant.llllvm.src/test/CodeGen/PowerPC/vec_splat_constant.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_vrsave.llllvm.src/test/CodeGen/PowerPC/vec_vrsave.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vec_zero.llllvm.src/test/CodeGen/PowerPC/vec_zero.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vector-identity-shuffle.llllvm.src/test/CodeGen/PowerPC/vector-identity-shuffle.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vector-merge-store-fp-constants.llllvm.src/test/CodeGen/PowerPC/vector-merge-store-fp-constants.ll
The file was modified/llvm/trunk/test/CodeGen/PowerPC/vector.llllvm.src/test/CodeGen/PowerPC/vector.ll
Revision 309752 by Bruno Lopes:
[Headers][Darwin] Allow #include_next<float.h> to work on Darwin prior to 10.7

This fixes PR31504 and it's a follow up from adding #include_next<float.h>
for Darwin in r289018.

rdar://problem/29856682
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/lib/Headers/float.hclang.src/lib/Headers/float.h
Revision 309751 by Adrian Prantl:
Remove PrologEpilogInserter's usage of DBG_VALUE's offset field

In the last half-dozen commits to LLVM I removed code that became dead
after removing the offset parameter from llvm.dbg.value gradually
proceeding from IR towards the backend. Before I can move on to
DwarfDebug and friends there is one last side-called offset I need to
remove:  This patch modifies PrologEpilogInserter's use of the
DBG_VALUE's offset argument to use a DIExpression instead. Because the
PrologEpilogInserter runs at the Machine level I had to play a little
trick with a named llvm.dbg.mir node to get the DIExpressions to print
in MIR dumps (which print the llvm::Module followed by the
MachineFunction dump).

I also had to add rudimentary DwarfExpression support to CodeView and
as a side-effect also fixed a bug (CodeViewDebug::collectVariableInfo
was supposed to give up on variables with complex DIExpressions, but
would fail to do so for fragments, which are also modeled as
DIExpressions).

With this last holdover removed we will have only one canonical way of
representing offsets to debug locations which will simplify the code
in DwarfDebug (and future versions of CodeViewDebug once it starts
handling more complex expressions) and make it easier to reason about.

This patch is NFC-ish: All test case changes are for assembler
comments and the binary output does not change.

rdar://problem/33580047
Differential Revision: https://reviews.llvm.org/D36125
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/include/llvm/CodeGen/MachineOperand.hllvm.src/include/llvm/CodeGen/MachineOperand.h
The file was modified/llvm/trunk/lib/CodeGen/AsmPrinter/CodeViewDebug.cppllvm.src/lib/CodeGen/AsmPrinter/CodeViewDebug.cpp
The file was modified/llvm/trunk/lib/CodeGen/MachineModuleInfo.cppllvm.src/lib/CodeGen/MachineModuleInfo.cpp
The file was modified/llvm/trunk/lib/CodeGen/PrologEpilogInserter.cppllvm.src/lib/CodeGen/PrologEpilogInserter.cpp
The file was modified/llvm/trunk/lib/IR/Verifier.cppllvm.src/lib/IR/Verifier.cpp
The file was modified/llvm/trunk/test/CodeGen/ARM/debug-info-arg.llllvm.src/test/CodeGen/ARM/debug-info-arg.ll
The file was modified/llvm/trunk/test/DebugInfo/ARM/PR16736.llllvm.src/test/DebugInfo/ARM/PR16736.ll
The file was modified/llvm/trunk/test/DebugInfo/COFF/pieces.llllvm.src/test/DebugInfo/COFF/pieces.ll
The file was modified/llvm/trunk/test/DebugInfo/X86/bbjoin.llllvm.src/test/DebugInfo/X86/bbjoin.ll
The file was modified/llvm/trunk/test/DebugInfo/X86/dbg-value-frame-index.llllvm.src/test/DebugInfo/X86/dbg-value-frame-index.ll
The file was modified/llvm/trunk/test/DebugInfo/X86/debug-loc-asan.llllvm.src/test/DebugInfo/X86/debug-loc-asan.ll
The file was modified/llvm/trunk/test/DebugInfo/X86/pieces-4.llllvm.src/test/DebugInfo/X86/pieces-4.ll
Revision 309750 by yawanng:
[clang] Change the condition of unnecessary packed warning

Summary:
Change the condition of this unnecessary packed warning. The packed is unnecessary when
1. the alignment of the struct/class won't alter.
2. the size is unchanged.
3. the offset of each field is the same.

Remove all field-level warning.

Reviewers: chh, akyrtzi, rtrieu

Reviewed By: chh

Subscribers: rsmith, srhines, cfe-commits, xazax.hun

Differential Revision: https://reviews.llvm.org/D34114
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/lib/AST/RecordLayoutBuilder.cppclang.src/lib/AST/RecordLayoutBuilder.cpp
The file was modified/cfe/trunk/test/CodeGenCXX/warn-padded-packed.cppclang.src/test/CodeGenCXX/warn-padded-packed.cpp
Revision 309749 by Vitaly Buka:
[sanitizer_common] Disable filesystem-related code for Fuchsia

Summary:
Fuchsia doesn't support filesystem access per se at low level.
So it won't use any of the filesystem-oriented code in sanitizer_common.

Submitted on behalf of Roland McGrath.

Reviewers: vitalybuka, alekseyshl, kcc

Reviewed By: vitalybuka

Subscribers: kubamracek, phosek, filcab, llvm-commits

Tags: #sanitizers

Differential Revision: https://reviews.llvm.org/D36029
Change TypePath in RepositoryPath in Workspace
The file was modified/compiler-rt/trunk/lib/sanitizer_common/sanitizer_common_libcdep.cccompiler-rt.src/lib/sanitizer_common/sanitizer_common_libcdep.cc
The file was modified/compiler-rt/trunk/lib/sanitizer_common/sanitizer_file.cccompiler-rt.src/lib/sanitizer_common/sanitizer_file.cc
The file was modified/compiler-rt/trunk/lib/sanitizer_common/sanitizer_suppressions.cccompiler-rt.src/lib/sanitizer_common/sanitizer_suppressions.cc
Revision 309748 by haicheng:
[AArch64] Fix a typo in isExtFreeImpl()

next => not

Differential Revision: https://reviews.llvm.org/D36104
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Target/AArch64/AArch64ISelLowering.cppllvm.src/lib/Target/AArch64/AArch64ISelLowering.cpp
Revision 309747 by Vedant Kumar:
[llvm-cov] Allow specifying distinct architectures for each loaded binary

The coverage tool needs to know which slice to look at when it's handed
a universal binary. Some projects need to look at aggregate coverage
reports for a variety of slices in different binaries: this patch adds
support for these kinds of projects to llvm-cov.

rdar://problem/33579007
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/docs/CommandGuide/llvm-cov.rstllvm.src/docs/CommandGuide/llvm-cov.rst
The file was modified/llvm/trunk/include/llvm/ProfileData/Coverage/CoverageMapping.hllvm.src/include/llvm/ProfileData/Coverage/CoverageMapping.h
The file was modified/llvm/trunk/lib/ProfileData/Coverage/CoverageMapping.cppllvm.src/lib/ProfileData/Coverage/CoverageMapping.cpp
The file was modified/llvm/trunk/test/tools/llvm-cov/universal-binary.cllvm.src/test/tools/llvm-cov/universal-binary.c
The file was modified/llvm/trunk/tools/llvm-cov/CodeCoverage.cppllvm.src/tools/llvm-cov/CodeCoverage.cpp
Revision 309746 by eugenezelenko:
[Hexagon] Fix some Clang-tidy modernize-use-using and Include What You Use warnings; other minor fixes (NFC).
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Target/Hexagon/HexagonAsmPrinter.cppllvm.src/lib/Target/Hexagon/HexagonAsmPrinter.cpp
The file was modified/llvm/trunk/lib/Target/Hexagon/HexagonAsmPrinter.hllvm.src/lib/Target/Hexagon/HexagonAsmPrinter.h
The file was modified/llvm/trunk/lib/Target/Hexagon/HexagonMCInstLower.cppllvm.src/lib/Target/Hexagon/HexagonMCInstLower.cpp
The file was modified/llvm/trunk/lib/Target/Hexagon/HexagonTargetTransformInfo.cppllvm.src/lib/Target/Hexagon/HexagonTargetTransformInfo.cpp
The file was modified/llvm/trunk/lib/Target/Hexagon/HexagonTargetTransformInfo.hllvm.src/lib/Target/Hexagon/HexagonTargetTransformInfo.h
The file was modified/llvm/trunk/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.hllvm.src/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h
The file was modified/llvm/trunk/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cppllvm.src/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.cpp
The file was modified/llvm/trunk/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.hllvm.src/lib/Target/Hexagon/MCTargetDesc/HexagonMCChecker.h
The file was modified/llvm/trunk/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.cppllvm.src/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.cpp
The file was modified/llvm/trunk/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.hllvm.src/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.h
The file was modified/llvm/trunk/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cppllvm.src/lib/Target/Hexagon/MCTargetDesc/HexagonMCDuplexInfo.cpp
The file was modified/llvm/trunk/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cppllvm.src/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.cpp
The file was modified/llvm/trunk/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.hllvm.src/lib/Target/Hexagon/MCTargetDesc/HexagonMCInstrInfo.h
The file was modified/llvm/trunk/lib/Target/Hexagon/MCTargetDesc/HexagonMCShuffler.cppllvm.src/lib/Target/Hexagon/MCTargetDesc/HexagonMCShuffler.cpp
The file was modified/llvm/trunk/lib/Target/Hexagon/MCTargetDesc/HexagonMCShuffler.hllvm.src/lib/Target/Hexagon/MCTargetDesc/HexagonMCShuffler.h
The file was modified/llvm/trunk/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cppllvm.src/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp
The file was modified/llvm/trunk/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.hllvm.src/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.h
The file was modified/llvm/trunk/lib/Target/Hexagon/RDFCopy.cppllvm.src/lib/Target/Hexagon/RDFCopy.cpp
The file was modified/llvm/trunk/lib/Target/Hexagon/RDFCopy.hllvm.src/lib/Target/Hexagon/RDFCopy.h
The file was modified/llvm/trunk/lib/Target/Hexagon/RDFGraph.cppllvm.src/lib/Target/Hexagon/RDFGraph.cpp
The file was modified/llvm/trunk/lib/Target/Hexagon/RDFGraph.hllvm.src/lib/Target/Hexagon/RDFGraph.h
The file was modified/llvm/trunk/lib/Target/Hexagon/RDFLiveness.cppllvm.src/lib/Target/Hexagon/RDFLiveness.cpp
The file was modified/llvm/trunk/lib/Target/Hexagon/RDFLiveness.hllvm.src/lib/Target/Hexagon/RDFLiveness.h
The file was modified/llvm/trunk/lib/Target/Hexagon/RDFRegisters.cppllvm.src/lib/Target/Hexagon/RDFRegisters.cpp
The file was modified/llvm/trunk/lib/Target/Hexagon/RDFRegisters.hllvm.src/lib/Target/Hexagon/RDFRegisters.h
Revision 309745 by Vitaly Buka:
[sanitizer_common] Fuchsia support for interceptors

Summary:
Actually Fuchsia non-support for interceptors.  Fuchsia doesn't use
interceptors in the common sense at all.  Almost all system library
functions don't need interception at all, because the system
libraries are just themselves compiled with sanitizers enabled and
have specific hook interfaces where needed to inform the sanitizer
runtime about thread lifetimes and the like.  For the few functions
that do get intercepted, they don't use a generic mechanism like
dlsym with RTLD_NEXT to find the underlying system library function.
Instead, they use specific extra symbol names published by the
system library (e.g. __unsanitized_memcpy).

Submitted on behalf of Roland McGrath.

Reviewers: vitalybuka, alekseyshl, kcc, filcab

Reviewed By: filcab

Subscribers: kubamracek, phosek, filcab, llvm-commits

Tags: #sanitizers

Differential Revision: https://reviews.llvm.org/D36028
Change TypePath in RepositoryPath in Workspace
The file was modified/compiler-rt/trunk/lib/interception/interception.hcompiler-rt.src/lib/interception/interception.h
The file was modified/compiler-rt/trunk/lib/sanitizer_common/sanitizer_platform_interceptors.hcompiler-rt.src/lib/sanitizer_common/sanitizer_platform_interceptors.h
Revision 309744 by mstorsjo:
[AArch64] Rewrite stack frame handling for win64 vararg functions

The previous attempt, which made do with a single offset in
computeCalleeSaveRegisterPairs, wasn't quite enough. The previous
attempt only worked as long as CombineSPBump == true (since the
offset would be adjusted later in fixupCalleeSaveRestoreStackOffset).

Instead include the size for the fixed stack area used for win64
varargs in calculations in emitPrologue/emitEpilogue. The stack
consists of mainly three parts;
- AFI->getLocalStackSize()
- AFI->getCalleeSavedStackSize()
- FixedObject

Most of the places in the code which previously used the CSStackSize
now use PrologueSaveSize instead, which is the sum of the latter
two, while some cases which need exactly the middle one use
AFI->getCalleeSavedStackSize() explicitly instead of a local variable.

In addition to moving the offsetting into emitPrologue/emitEpilogue
(which fixes functions with CombineSPBump == false), also set the
frame pointer to point to the right location, where the frame pointer
and link register actually are stored. In addition to the prologue/epilogue,
this also requires changes to resolveFrameIndexReference.

Add tests for a function that keeps a frame pointer and another one
that uses a VLA.

Differential Revision: https://reviews.llvm.org/D35919
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Target/AArch64/AArch64FrameLowering.cppllvm.src/lib/Target/AArch64/AArch64FrameLowering.cpp
The file was modified/llvm/trunk/test/CodeGen/AArch64/aarch64_win64cc_vararg.llllvm.src/test/CodeGen/AArch64/aarch64_win64cc_vararg.ll
The file was modified/llvm/trunk/test/CodeGen/AArch64/win64_vararg.llllvm.src/test/CodeGen/AArch64/win64_vararg.ll
Revision 309743 by arsenm:
AMDGPU: Fix handling of div_scale with undef inputs

The src0 register must match src1 or src2, but if these
were undefined they could end up using different implicit_defed
virtual registers. Force these to use one undef vreg or pick the
defined other register.

Also fixes producing invalid nodes without the right number of
inputs when src2 is undef.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Target/AMDGPU/SIISelLowering.cppllvm.src/lib/Target/AMDGPU/SIISelLowering.cpp
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/llvm.amdgcn.div.scale.llllvm.src/test/CodeGen/AMDGPU/llvm.amdgcn.div.scale.ll
Revision 309742 by Vitaly Buka:
[ubsan] Enable UBSan build for Fuchsia

Submitted on behalf of Roland McGrath.

Reviewers: vitalybuka, alekseyshl, kcc

Reviewed By: vitalybuka

Subscribers: srhines, kubamracek, mgorny, phosek, filcab, llvm-commits

Tags: #sanitizers

Differential Revision: https://reviews.llvm.org/D36033
Change TypePath in RepositoryPath in Workspace
The file was modified/compiler-rt/trunk/cmake/config-ix.cmakecompiler-rt.src/cmake/config-ix.cmake
The file was modified/compiler-rt/trunk/lib/ubsan/ubsan_platform.hcompiler-rt.src/lib/ubsan/ubsan_platform.h
Revision 309741 by arsenm:
Fix creating bitcasts with wrong address space

In a future commit AMDGPU will start passing
aggregates directly to more functions, triggering
asserts in test/CodeGenOpenCL/addr-space-struct-arg.cl
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/lib/CodeGen/CGCall.cppclang.src/lib/CodeGen/CGCall.cpp
Revision 309740 by niravd:
[DAG] Factor out common expressions. NFC.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/CodeGen/SelectionDAG/DAGCombiner.cppllvm.src/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
Revision 309739 by mcrosier:
[Value Tracking] Default argument to true and rename accordingly. NFC.

IMHO this is a bit more readable.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/include/llvm/Analysis/ValueTracking.hllvm.src/include/llvm/Analysis/ValueTracking.h
The file was modified/llvm/trunk/lib/Analysis/ValueTracking.cppllvm.src/lib/Analysis/ValueTracking.cpp
The file was modified/llvm/trunk/lib/Transforms/InstCombine/InstCombineSelect.cppllvm.src/lib/Transforms/InstCombine/InstCombineSelect.cpp
The file was modified/llvm/trunk/lib/Transforms/Scalar/JumpThreading.cppllvm.src/lib/Transforms/Scalar/JumpThreading.cpp
The file was modified/llvm/trunk/lib/Transforms/Utils/SimplifyCFG.cppllvm.src/lib/Transforms/Utils/SimplifyCFG.cpp
Revision 309738 by krobelus:
[clang-diff] Renames, NFC
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/include/clang/Tooling/ASTDiff/ASTDiff.hclang.src/include/clang/Tooling/ASTDiff/ASTDiff.h
The file was modified/cfe/trunk/lib/Tooling/ASTDiff/ASTDiff.cppclang.src/lib/Tooling/ASTDiff/ASTDiff.cpp
Revision 309737 by krobelus:
[clang-diff] Move data declarations to the public header
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/include/clang/Tooling/ASTDiff/ASTDiff.hclang.src/include/clang/Tooling/ASTDiff/ASTDiff.h
The file was modified/cfe/trunk/include/clang/Tooling/ASTDiff/ASTDiffInternal.hclang.src/include/clang/Tooling/ASTDiff/ASTDiffInternal.h
The file was modified/cfe/trunk/lib/Tooling/ASTDiff/ASTDiff.cppclang.src/lib/Tooling/ASTDiff/ASTDiff.cpp
Revision 309733 by arsenm:
AMDGPU: Add test for r308774
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/frame-index-elimination.llllvm.src/test/CodeGen/AMDGPU/frame-index-elimination.ll
Revision 309732 by arsenm:
AMDGPU: Initial implementation of calls

Includes a hack to fix the type selected for
the GlobalAddress of the function, which will be
fixed by changing the default datalayout to use
generic pointers for 0.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Target/AMDGPU/AMDGPUCallingConv.tdllvm.src/lib/Target/AMDGPU/AMDGPUCallingConv.td
The file was modified/llvm/trunk/lib/Target/AMDGPU/AMDGPUFrameLowering.hllvm.src/lib/Target/AMDGPU/AMDGPUFrameLowering.h
The file was modified/llvm/trunk/lib/Target/AMDGPU/AMDGPUISelLowering.cppllvm.src/lib/Target/AMDGPU/AMDGPUISelLowering.cpp
The file was modified/llvm/trunk/lib/Target/AMDGPU/AMDGPUInstrInfo.cppllvm.src/lib/Target/AMDGPU/AMDGPUInstrInfo.cpp
The file was modified/llvm/trunk/lib/Target/AMDGPU/AMDGPUInstrInfo.tdllvm.src/lib/Target/AMDGPU/AMDGPUInstrInfo.td
The file was modified/llvm/trunk/lib/Target/AMDGPU/AMDGPUMCInstLower.cppllvm.src/lib/Target/AMDGPU/AMDGPUMCInstLower.cpp
The file was modified/llvm/trunk/lib/Target/AMDGPU/AMDGPURegisterInfo.cppllvm.src/lib/Target/AMDGPU/AMDGPURegisterInfo.cpp
The file was modified/llvm/trunk/lib/Target/AMDGPU/AMDGPUTargetMachine.cppllvm.src/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp
The file was modified/llvm/trunk/lib/Target/AMDGPU/AMDGPUTargetMachine.hllvm.src/lib/Target/AMDGPU/AMDGPUTargetMachine.h
The file was modified/llvm/trunk/lib/Target/AMDGPU/R600FrameLowering.hllvm.src/lib/Target/AMDGPU/R600FrameLowering.h
The file was modified/llvm/trunk/lib/Target/AMDGPU/SIFrameLowering.cppllvm.src/lib/Target/AMDGPU/SIFrameLowering.cpp
The file was modified/llvm/trunk/lib/Target/AMDGPU/SIFrameLowering.hllvm.src/lib/Target/AMDGPU/SIFrameLowering.h
The file was modified/llvm/trunk/lib/Target/AMDGPU/SIISelLowering.cppllvm.src/lib/Target/AMDGPU/SIISelLowering.cpp
The file was modified/llvm/trunk/lib/Target/AMDGPU/SIISelLowering.hllvm.src/lib/Target/AMDGPU/SIISelLowering.h
The file was modified/llvm/trunk/lib/Target/AMDGPU/SIInstructions.tdllvm.src/lib/Target/AMDGPU/SIInstructions.td
The file was modified/llvm/trunk/lib/Target/AMDGPU/SIRegisterInfo.cppllvm.src/lib/Target/AMDGPU/SIRegisterInfo.cpp
The file was modified/llvm/trunk/lib/Target/AMDGPU/SIRegisterInfo.hllvm.src/lib/Target/AMDGPU/SIRegisterInfo.h
The file was modified/llvm/trunk/lib/Target/AMDGPU/SIRegisterInfo.tdllvm.src/lib/Target/AMDGPU/SIRegisterInfo.td
The file was added/llvm/trunk/test/CodeGen/AMDGPU/basic-call-return.llllvm.src/test/CodeGen/AMDGPU/basic-call-return.ll
The file was added/llvm/trunk/test/CodeGen/AMDGPU/byval-frame-setup.llllvm.src/test/CodeGen/AMDGPU/byval-frame-setup.ll
The file was added/llvm/trunk/test/CodeGen/AMDGPU/call-argument-types.llllvm.src/test/CodeGen/AMDGPU/call-argument-types.ll
The file was added/llvm/trunk/test/CodeGen/AMDGPU/call-preserved-registers.llllvm.src/test/CodeGen/AMDGPU/call-preserved-registers.ll
The file was added/llvm/trunk/test/CodeGen/AMDGPU/call-return-types.llllvm.src/test/CodeGen/AMDGPU/call-return-types.ll
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/callee-frame-setup.llllvm.src/test/CodeGen/AMDGPU/callee-frame-setup.ll
The file was added/llvm/trunk/test/CodeGen/AMDGPU/nested-calls.llllvm.src/test/CodeGen/AMDGPU/nested-calls.ll
Revision 309731 by jmgao:
Revert "Thread Safety Analysis: fix assert_capability."

This reverts commit rL309725.

Broke test/Sema/attr-capabilities.c.
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/include/clang/Basic/Attr.tdclang.src/include/clang/Basic/Attr.td
The file was modified/cfe/trunk/lib/Analysis/ThreadSafety.cppclang.src/lib/Analysis/ThreadSafety.cpp
The file was modified/cfe/trunk/lib/Sema/SemaDeclAttr.cppclang.src/lib/Sema/SemaDeclAttr.cpp
The file was modified/cfe/trunk/test/SemaCXX/warn-thread-safety-analysis.cppclang.src/test/SemaCXX/warn-thread-safety-analysis.cpp
Revision 309729 by rnk:
[DebugInfo] Don't turn dbg.declare into DBG_VALUE for static allocas

Summary:
We already have information about static alloca stack locations in our
side table. Emitting instructions for them is inefficient, and it only
happens when the address of the alloca has been materialized within the
current block, which isn't often.

Reviewers: aprantl, probinson, dblaikie

Subscribers: jfb, dschuff, sbc100, jgravelle-google, hiraditya, llvm-commits, aheejin

Differential Revision: https://reviews.llvm.org/D36117
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cppllvm.src/lib/CodeGen/SelectionDAG/SelectionDAGBuilder.cpp
The file was modified/llvm/trunk/test/DebugInfo/COFF/local-variables.llllvm.src/test/DebugInfo/COFF/local-variables.ll
The file was modified/llvm/trunk/test/DebugInfo/WebAssembly/dbg-declare.llllvm.src/test/DebugInfo/WebAssembly/dbg-declare.ll
The file was modified/llvm/trunk/test/DebugInfo/X86/array.llllvm.src/test/DebugInfo/X86/array.ll
The file was added/llvm/trunk/test/DebugInfo/X86/dbg-declare-alloca.llllvm.src/test/DebugInfo/X86/dbg-declare-alloca.ll
The file was modified/llvm/trunk/test/DebugInfo/X86/dbg-declare.llllvm.src/test/DebugInfo/X86/dbg-declare.ll
Revision 309726 by mcrosier:
[Value Tracking] Refactor and/or logic into helper. NFC.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Analysis/ValueTracking.cppllvm.src/lib/Analysis/ValueTracking.cpp
Revision 309725 by jmgao:
Thread Safety Analysis: fix assert_capability.

Summary:
Previously, the assert_capability attribute was completely ignored by
thread safety analysis.

Reviewers: delesley, rnk

Reviewed By: delesley

Subscribers: cfe-commits

Differential Revision: https://reviews.llvm.org/D36122
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/include/clang/Basic/Attr.tdclang.src/include/clang/Basic/Attr.td
The file was modified/cfe/trunk/lib/Analysis/ThreadSafety.cppclang.src/lib/Analysis/ThreadSafety.cpp
The file was modified/cfe/trunk/lib/Sema/SemaDeclAttr.cppclang.src/lib/Sema/SemaDeclAttr.cpp
The file was modified/cfe/trunk/test/SemaCXX/warn-thread-safety-analysis.cppclang.src/test/SemaCXX/warn-thread-safety-analysis.cpp
Revision 309724 by phosek:
[CMake] Include sancov tool in Fuchsia toolchain

Differential Revision: https://reviews.llvm.org/D35930
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/cmake/caches/Fuchsia-stage2.cmakeclang.src/cmake/caches/Fuchsia-stage2.cmake
Revision 309723 by davide:
[AMDGPU] Put a function used only inside assert() under NDEBUG.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Target/AMDGPU/AMDGPURewriteOutArguments.cppllvm.src/lib/Target/AMDGPU/AMDGPURewriteOutArguments.cpp
Revision 309722 by Bruno Lopes:
[Sema] Fix lax conversion between non ext vectors

r282968 introduced a regression due to the lack of proper testing.
Re-add lax conversion support between non ext vectors for compound
assignments and add a test for that.

rdar://problem/28639467
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/lib/Sema/SemaExpr.cppclang.src/lib/Sema/SemaExpr.cpp
The file was modified/cfe/trunk/test/Sema/vector-cast.cclang.src/test/Sema/vector-cast.c
Revision 309721 by jpienaar:
[lanai] Add getIntImmCost in LanaiTargetTransformInfo.

Add simple int immediate cost function.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Target/Lanai/LanaiTargetTransformInfo.hllvm.src/lib/Target/Lanai/LanaiTargetTransformInfo.h
Revision 309720 by ibiryukov:
[clangd] Fix more MSVC compilation failures.

It turns out MSVC does not allow non-copyable classes in std::future
and std::promise template arguments.
Change TypePath in RepositoryPath in Workspace
The file was modified/clang-tools-extra/trunk/clangd/ClangdServer.cppclang-tools-extra.src/clangd/ClangdServer.cpp
The file was modified/clang-tools-extra/trunk/clangd/ClangdUnit.cppclang-tools-extra.src/clangd/ClangdUnit.cpp
The file was modified/clang-tools-extra/trunk/clangd/ClangdUnit.hclang-tools-extra.src/clangd/ClangdUnit.h
Revision 309719 by niravd:
Pull out VectorNumElements value. NFC.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/CodeGen/SelectionDAG/DAGCombiner.cppllvm.src/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
Revision 309718 by rksimon:
[X86][SSE3] Add scheduler tests for MONITOR/MWAIT
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/test/CodeGen/X86/sse3-schedule.llllvm.src/test/CodeGen/X86/sse3-schedule.ll
Revision 309717 by niravd:
Revert "[DAG] Extend visitSCALAR_TO_VECTOR optimization to truncated vector."

This reverts commit r309680 which appears to be raising an assertion
in the test-suite.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/CodeGen/SelectionDAG/DAGCombiner.cppllvm.src/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
The file was modified/llvm/trunk/test/CodeGen/AArch64/arm64-neon-copy.llllvm.src/test/CodeGen/AArch64/arm64-neon-copy.ll
The file was modified/llvm/trunk/test/CodeGen/AArch64/neon-scalar-copy.llllvm.src/test/CodeGen/AArch64/neon-scalar-copy.ll
Revision 309716 by kcc:
[libFuzzer] temporarty remove pc-tables and disable test/fuzzer-printcovpcs.test until this can be fixed on Windows
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Fuzzer/test/CMakeLists.txtllvm.src/lib/Fuzzer/test/CMakeLists.txt
The file was modified/llvm/trunk/lib/Fuzzer/test/fuzzer-printcovpcs.testllvm.src/lib/Fuzzer/test/fuzzer-printcovpcs.test