SuccessChanges

Summary

  1. [BreakFalseDeps] fix typos/grammar in documentation comment; NFC (details)
  2. [InstCombine] Precommit tests for D67351. (details)
  3. [InstCombine] Use SimplifyFMulInst to simplify multiply in fma. (details)
  4. [NFC][InstCombine] PR43251 - valid for other predicates too (details)
  5. [utils] Implement the llvm-locstats tool (details)
  6. [CMake] Don't pass all LLVM_COMPILE_FLAGS to the C compiler (details)
  7. [clang][codegen][NFC] Make test patterns more permissive. (details)
  8. [VectorUtils] Remove unused include. [NFC] (details)
  9. [ARM] auto-generate complete test checks; NFC (details)
  10. [X86] Add AVX partial dependency tests as noted on D67363 (details)
  11. [ARM] add test for BreakFalseDeps with minsize attribute; NFC (details)
  12. Revert "[utils] Implement the llvm-locstats tool" (details)
  13. [x86] add a test for BreakFalseDeps; NFC (details)
  14. Don't emit .gnu_pubnames when tuning for LLDB. (details)
  15. [RISCV] Add Option for Printing Architectural Register Names (details)
  16. Implement DW_OP_convert (details)
  17. AMDGPU/GlobalISel: First pass at attempting to legalize load/stores (details)
  18. [RISCV] Support llvm-objdump -M no-aliases and -M numeric (details)
  19. AMDGPU/GlobalISel: Legalize constant 32-bit loads (details)
  20. AMDGPU/GlobalISel: RegBankSelect for G_ZEXTLOAD/G_SEXTLOAD (details)
  21. [NFC][InstCombine][InstSimplify] PR43251 - and some patterns with offset (details)
  22. AMDGPU/GlobalISel: Select llvm.amdgcn.sffbh (details)
  23. AMDGPU/GlobalISel: Select cvt pk intrinsics (details)
  24. AMDGPU/GlobalISel: Select G_FABS/G_FNEG (details)
  25. [BPI] Adjust the probability for floating point unordered comparison (details)
  26. GlobalISel/TableGen: Handle REG_SEQUENCE patterns (details)
  27. [Function] Factor out GetCallEdgeForReturnAddress, NFC (details)
  28. [lldbtest] Add an "expected_cmd_failure" option to the filecheck helper (details)
  29. [NFC][InstSimplify] rewrite test added in r371537 to use non-null (details)
  30. [X86] Updated target specific selection dag code to conservatively check (details)
  31. Fix for PR43175: compiler crash when trying to emit noncapturable (details)
  32. [NFC][InstCombine] rewrite test added in r371537 to use non-null pointer (details)
  33. [x86] add test for false dependency with AVX; NFC (details)
  34. Re-land Remove REQUIRES:shell from tests that pass for me on Windows (details)
  35. [OPENMP5.0]Allow teams directive outside of the target directives. (details)
  36. [mips] Allow PT_LOAD to have overlapping p_offset ranges on EM_MIPS (details)
  37. llvm-reduce: Simplify testing using -implicit-check-not (details)
  38. [ValueTracking] Factor our common speculation suppression logic [NFC] (details)
  39. When evaluating a __builtin_constant_p conditional, always enter (details)
  40. [Loads] Move generic code out of vectorizer into a location it might be (details)
  41. Actually reorder not and env in crash-recovery-modules.m (details)
  42. Fix a thinko in handling the QSetLogging packet. (details)
  43. Move LLVM_ENABLE_ABI_BREAKING_CHECKS variables to their own file so that (details)
  44. llvm-reduce: Add pass to reduce Metadata (details)
  45. llvm-remove: Remove "using namespace" in header. (details)
  46. llvm-reduce: Remove some unused headers/more narrowly include them (details)
  47. [MemorySSA] Do not create memoryaccesses for debug info intrinsics. (details)
  48. Adding support for overriding LLVM_ENABLE_RUNTIMES for runtimes builds. (details)
  49. llvm-reduce: Add pass to reduce parameters (details)
  50. Reland "Change the X86 datalayout to add three address spaces  for 32 (details)
  51. Update ReleaseNotes: add enabling of MemorySSA. (details)
  52. [AArch64][GlobalISel] Support sibling calls with mismatched calling (details)
  53. [clang-format] Apply BAS_AlwaysBreak to C++11 braced lists (details)
  54. [GlobalISel] When a tail call is emitted in a block, stop translating it (details)
  55. [MemorySSA] MemorySSA should not model debuginfo, and need not update (details)
  56. Remove xfail NetBSD mark from ignored-interceptors-mmap.cpp (details)
  57. Remove xfail i386 NetBSD mark in vptr-non-unique-typeinfo.cpp (details)
  58. [llvm-nm] Add tapi file support (details)
  59. [Object][TextAPI] NFC, fix tapi lit tests (details)
  60. [clang-scan-deps][NFC] Fix tests - prevent FileCheck matching test dir (details)
  61. Revert "Adding support for overriding LLVM_ENABLE_RUNTIMES for runtimes (details)
  62. Revert "llvm-reduce: Add pass to reduce parameters" (details)
  63. Emit -Wmicrosoft-enum-value warning instead of error in MS ABI (details)
  64. Skip a test in TestProcessIO.py when running against ios devices. (details)
  65. Ah, only skip this for embedded darwin targets. (details)
  66. clang-misexpect: Profile Guided Validation of Performance Annotations in (details)
  67. [llvm-nm] Fix -DBUILD_SHARED_LIBS=ON builds after D66160/r371576 (details)
  68. [CodeGen] Add alias for cpu_dispatch function with IFunc & Fix resolver (details)
  69. [Debuginfo][Instcombiner] Do not clone dbg.declare. (details)
  70. [ELF][test] Make tests more tolerant to exact symbol addresses (details)
  71. [Attributor][Fix] Manifest nocapture only in CSArgument or Argument (details)
  72. [Attributor] Implement "noalias" callsite argument deduction (details)
  73. [llvm-objcopy] Simplify --prefix-alloc-sections (details)
  74. [TLI][AMDGPU] AMDPAL does not have library functions (details)
  75. [LTO] Avoid calling GlobalValue::getGUID (MD5) twice (details)
  76. [NFC][ARM] Add and modify tests (details)
  77. [LoopInterchange] Properly move condition, induction increment and ops (details)
  78. [LLDB] Do not try to canonicalize gethostname() result (details)
  79. [ARM] Take into account -mcpu and -mfpu options while handling 'crypto' (details)
  80. Revert "clang-misexpect: Profile Guided Validation of Performance (details)
  81. [LLDB][ELF] Load both, .symtab and .dynsym sections (details)
  82. [LLDB][ELF] Fixup for comments in D67390 (details)
  83. [LoopInterchange] Drop unused splitInnerLoopHeader declaration. (details)
  84. [InstCombine] Fixed handling of isOpNewLike (PR11748) (details)
  85. [NFC] Fixed test (details)
  86. [NFC] Updated objsize-64.ll test (details)
  87. [Diagnostics] Add -Wsizeof-array-div (details)
  88. Fix -Wdocumentation warning - void function doesn't need a @returns. (details)
  89. [mips][msa] Fix infinite loop for mips.nori.b intrinsic (details)
  90. [Alignment] Use llvm::Align in MachineFunction and TargetLowering - (details)
  91. [InstCombine] fold sign-bit compares of srem (details)
  92. gn build: add include_dir that's necessary after r371564 (details)
  93. [LangRef] fix punctuation; NFC (details)
Commit df6a958dcb56daf59cbaeb7870d80f7a73854cda by spatel
[BreakFalseDeps] fix typos/grammar in documentation comment; NFC
llvm-svn: 371516
The file was modifiedllvm/lib/CodeGen/BreakFalseDeps.cpp
Commit 8886d0134eac27d9f4116bc39c7c4696321b9007 by flo
[InstCombine] Precommit tests for D67351.
llvm-svn: 371517
The file was modifiedllvm/test/Transforms/InstCombine/fma.ll
Commit 18a1f0818b659cee13865b4fad2648d85984a4ed by flo
[InstCombine] Use SimplifyFMulInst to simplify multiply in fma.
This allows us to fold fma's that multiply with 0.0. Also, the multiply
by 1.0 case is handled there as well. The fneg/fabs cases are not
handled by SimplifyFMulInst, so we need to keep them.
Reviewers: spatel, anemet, lebedev.ri
Reviewed By: spatel
Differential Revision: https://reviews.llvm.org/D67351
llvm-svn: 371518
The file was modifiedllvm/test/Transforms/InstCombine/fma.ll
The file was modifiedllvm/lib/Transforms/InstCombine/InstCombineCalls.cpp
Commit 7dfd0fb7f1cda3525d9c2fbdf680391b73479031 by lebedev.ri
[NFC][InstCombine] PR43251 - valid for other predicates too
llvm-svn: 371519
The file was modifiedllvm/test/Transforms/InstCombine/result-of-usub-is-non-zero-and-no-overflow.ll
Commit 54008972d17bf82ae36ccda7a2b20985c8a2821e by djordje.todorovic
[utils] Implement the llvm-locstats tool
The tool reports verbose output for the DWARF debug location coverage.
The llvm-locstats for each variable or formal parameter DIE computes
what percentage from the code section bytes, where it is in scope, it
has location description. The line 0 shows the number (and the
percentage) of DIEs with no location information, but the line 100 shows
the number (and the percentage) of DIEs where there is location
information in all code section bytes (where the variable or parameter
is in the scope). The line 50..59 shows the number (and the percentage)
of DIEs where the location information is in between 50 and 59
percentage of its scope covered.
The tool will be very useful for tracking improvements regarding the
"debugging optimized code" support with LLVM ecosystem.
Differential Revision: https://reviews.llvm.org/D66526
llvm-svn: 371520
The file was addedllvm/docs/CommandGuide/llvm-locstats.rst
The file was modifiedllvm/test/tools/llvm-dwarfdump/X86/locstats.ll
The file was modifiedllvm/CMakeLists.txt
The file was addedllvm/utils/llvm-locstats/llvm-locstats.py
The file was modifiedllvm/docs/CommandGuide/index.rst
The file was addedllvm/utils/llvm-locstats/CMakeLists.txt
Commit fef1cb1c971e3d38386462fe9640b9ba35bb448f by dave
[CMake] Don't pass all LLVM_COMPILE_FLAGS to the C compiler
GCC (unlike clang!) warns about C++ flags when compiling C.
https://reviews.llvm.org/D67171
llvm-svn: 371521
The file was modifiedllvm/cmake/modules/AddLLVM.cmake
Commit 30b5331df8803aa9a634f84f94b0b411e94854fc by courbet
[clang][codegen][NFC] Make test patterns more permissive.
See the discussion in:
http://lists.llvm.org/pipermail/llvm-commits/Week-of-Mon-20190909/692736.html
llvm-svn: 371522
The file was modifiedclang/test/CodeGenCXX/auto-var-init.cpp
Commit 1c3434543a0507b7e2078c931b2078a18d006d45 by flo
[VectorUtils] Remove unused include. [NFC]
Patch by Francesco Petrogalli <francesco.petrogalli@arm.com>
Reviewers: fhahn
Reviewed By: fhahn
Differential Revision: https://reviews.llvm.org/D67365
llvm-svn: 371523
The file was modifiedllvm/include/llvm/Analysis/VectorUtils.h
Commit 3b0b3def86e5d53bfe23e52888ddebfda5ede1a6 by spatel
[ARM] auto-generate complete test checks; NFC
llvm-svn: 371524
The file was modifiedllvm/test/CodeGen/ARM/a15-partial-update.ll
Commit 937ca68157437df375838053ff0e58b0294df94e by llvm-dev
[X86] Add AVX partial dependency tests as noted on D67363
llvm-svn: 371525
The file was modifiedllvm/test/CodeGen/X86/sqrt-partial.ll
Commit d2434e65fa9638f945874b7a473296330e2648bc by spatel
[ARM] add test for BreakFalseDeps with minsize attribute; NFC
llvm-svn: 371526
The file was modifiedllvm/test/CodeGen/ARM/a15-partial-update.ll
Commit b21cc626c9a7207f23f5f005453c58182721cabd by djordje.todorovic
Revert "[utils] Implement the llvm-locstats tool"
This reverts commit rL371520.
llvm-svn: 371527
The file was removedllvm/utils/llvm-locstats/llvm-locstats.py
The file was modifiedllvm/CMakeLists.txt
The file was modifiedllvm/test/tools/llvm-dwarfdump/X86/locstats.ll
The file was removedllvm/docs/CommandGuide/llvm-locstats.rst
The file was removedllvm/utils/llvm-locstats/CMakeLists.txt
The file was modifiedllvm/docs/CommandGuide/index.rst
Commit 8812157b11eac4f8ed578bc9cad19cdd826b3339 by spatel
[x86] add a test for BreakFalseDeps; NFC
As discussed in D67363
llvm-svn: 371528
The file was modifiedllvm/test/CodeGen/X86/sqrt-partial.ll
Commit f987f561fadc35fb597ce821b2deeb005f40bd77 by Adrian Prantl
Don't emit .gnu_pubnames when tuning for LLDB.
LLDB reads the various .apple* accelerator tables (and in the near
future: the DWARF 5 accelerator tables) which should make
.gnu_pubnames redundant. This changes the Clang driver to no longer pass
-ggnu-pubnames when tuning for LLDB.
Thanks to David Blaikie for pointing this out!
http://lists.llvm.org/pipermail/llvm-commits/Week-of-Mon-20190422/thread.html#646062
rdar://problem/50142073
Differential Revision: https://reviews.llvm.org/D67373
llvm-svn: 371530
The file was modifiedclang/test/Driver/debug-options.c
The file was modifiedclang/lib/Driver/ToolChains/Clang.cpp
Commit 6b877f6aac3d8e569e74953f0310323c2882619c by selliott
[RISCV] Add Option for Printing Architectural Register Names
Summary: This is an option primarily to use during testing. Instead of
always printing registers using their ABI names, this allows a user to
request they are printed with their architectural name.
This is then used in the register constraint tests to ensure the mapping
between architectural and abi names is correct.
Reviewers: asb, luismarques
Reviewed By: asb
Subscribers: pzheng, hiraditya, rbar, johnrusso, simoncook, apazos,
sabuasal, niosHD, kito-cheng, shiva0217, jrtc27, MaskRay, zzheng,
edward-jones, rogfer01, MartinMosbeck, brucehoult, the_o, rkruppe, PkmX,
jocewei, psnobl, benna, Jim, s.egerton, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D65950
llvm-svn: 371531
The file was addedllvm/test/MC/RISCV/numeric-reg-names.s
The file was modifiedllvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.h
The file was addedllvm/test/MC/RISCV/numeric-reg-names-f.s
The file was addedllvm/test/MC/RISCV/numeric-reg-names-d.s
The file was modifiedllvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp
Commit 9b23df63ecd9f23bb8877783d30d1a49e895cf7c by Adrian Prantl
Implement DW_OP_convert
This patch adds basic support for DW_OP_convert[1] for integer types.
Recent versions of LLVM's optimizer may insert this opcode into DWARF
expressions. DW_OP_convert is effectively a type cast operation that
takes a reference to a base type DIE (or zero) and then casts the value
at the top of the DWARF stack to that type. Internally this works by
changing the bit size of the APInt that is used as backing storage for
LLDB's DWARF stack.
I managed to write a unit test for this by implementing a mock YAML
object file / module that takes debug info sections in yaml2obj format.
[1] Typed DWARF stack.
http://www.dwarfstd.org/ShowIssue.php?issue=140425.1
<rdar://problem/48167864>
Differential Revision: https://reviews.llvm.org/D67369
llvm-svn: 371532
The file was modifiedlldb/source/Expression/DWARFExpression.cpp
The file was modifiedlldb/unittests/Expression/DWARFExpressionTest.cpp
The file was modifiedlldb/source/Core/Section.cpp
The file was modifiedlldb/unittests/Utility/ScalarTest.cpp
The file was modifiedlldb/source/Utility/Scalar.cpp
The file was modifiedlldb/include/lldb/Utility/Scalar.h
The file was modifiedlldb/include/lldb/Core/Section.h
Commit c0ceca5883060bfaf501007d76640821d825828b by Matthew.Arsenault
AMDGPU/GlobalISel: First pass at attempting to legalize load/stores
There's still a lot more to do, but this handles decomposing due to
alignment. I've gotten it to the point where nothing crashes or infinite
loops the legalizer.
llvm-svn: 371533
The file was removedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load.mir
The file was modifiedllvm/lib/Target/AMDGPU/SIISelLowering.h
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-load-local-128.mir
The file was modifiedllvm/lib/Target/AMDGPU/SIISelLowering.cpp
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-global.mir
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-private.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-store.mir
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-local.mir
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-flat.mir
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-constant.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-load-local.mir
The file was modifiedllvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-load-private.mir
Commit d57de491be0ba4fea88566bc0803773c53dc8414 by selliott
[RISCV] Support llvm-objdump -M no-aliases and -M numeric
Summary: Now that llvm-objdump allows target-specific options, we match
the
`no-aliases` and `numeric` options for RISC-V, as supported by GNU
objdump.
This is done by overriding the variables used for the command-line
options, so that the command-line options are still supported.
This patch updates all tests using `llvm-objdump -riscv-no-aliases` to
use
`llvm-objdump -M no-aliases`.
Reviewers: luismarques, asb
Reviewed By: luismarques, asb
Subscribers: pzheng, hiraditya, rbar, johnrusso, simoncook, apazos,
sabuasal, niosHD, kito-cheng, shiva0217, jrtc27, MaskRay, zzheng,
edward-jones, rogfer01, MartinMosbeck, brucehoult, the_o, rkruppe, PkmX,
jocewei, psnobl, benna, Jim, s.egerton, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D66139
llvm-svn: 371534
The file was modifiedllvm/test/MC/RISCV/rvdc-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/compress-rv32f.s
The file was modifiedllvm/test/MC/RISCV/rv64a-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/rv32i-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/rv64dc-valid.s
The file was modifiedllvm/test/MC/RISCV/rv32m-valid.s
The file was modifiedllvm/test/MC/RISCV/compress-rv32d.s
The file was modifiedllvm/test/MC/RISCV/numeric-reg-names-f.s
The file was modifiedllvm/test/MC/RISCV/rv32f-valid.s
The file was modifiedllvm/test/MC/RISCV/rv64i-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/rv32e-invalid.s
The file was modifiedllvm/test/MC/RISCV/numeric-reg-names-d.s
The file was modifiedllvm/test/MC/RISCV/rv64c-hints-valid.s
The file was modifiedllvm/test/MC/RISCV/option-mix.s
The file was modifiedllvm/test/MC/RISCV/rv64c-valid.s
The file was modifiedllvm/test/MC/RISCV/align.s
The file was modifiedllvm/test/CodeGen/RISCV/compress-inline-asm.ll
The file was modifiedllvm/test/MC/RISCV/rv64f-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/rv64d-aliases-valid.s
The file was modifiedllvm/test/CodeGen/RISCV/compress.ll
The file was modifiedllvm/test/MC/RISCV/compress-cjal.s
The file was modifiedllvm/test/MC/RISCV/rvd-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/rv32d-valid.s
The file was modifiedllvm/test/MC/RISCV/rv64f-valid.s
The file was modifiedllvm/test/MC/RISCV/rv32c-valid.s
The file was modifiedllvm/test/CodeGen/RISCV/option-rvc.ll
The file was modifiedllvm/test/MC/RISCV/rv64d-valid.s
The file was modifiedllvm/test/MC/RISCV/numeric-reg-names.s
The file was modifiedllvm/test/MC/RISCV/rv32fc-valid.s
The file was modifiedllvm/test/MC/RISCV/compress-rv32i.s
The file was modifiedllvm/test/MC/RISCV/rv64i-valid.s
The file was modifiedllvm/test/MC/RISCV/fixups.s
The file was modifiedllvm/test/MC/RISCV/rv64m-valid.s
The file was modifiedllvm/test/MC/RISCV/rv32-relaxation.s
The file was modifiedllvm/test/MC/RISCV/rv32a-valid.s
The file was modifiedllvm/test/MC/RISCV/rv32dc-valid.s
The file was modifiedllvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp
The file was modifiedllvm/test/MC/RISCV/rv32i-valid.s
The file was modifiedllvm/test/MC/RISCV/rv64c-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/rvc-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/rv32e-valid.s
The file was modifiedllvm/test/MC/RISCV/csr-aliases.s
The file was modifiedllvm/test/MC/RISCV/rvi-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/rvc-hints-valid.s
The file was modifiedllvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.h
The file was modifiedllvm/test/MC/RISCV/rv64-relaxation.s
The file was modifiedllvm/test/MC/RISCV/rv32c-only-valid.s
The file was modifiedllvm/test/MC/RISCV/priv-valid.s
The file was modifiedllvm/test/MC/RISCV/rva-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/rvf-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/cnop.s
The file was modifiedllvm/test/CodeGen/RISCV/option-norvc.ll
The file was modifiedllvm/test/MC/RISCV/option-rvc.s
The file was modifiedllvm/test/MC/RISCV/rv64a-valid.s
The file was modifiedllvm/test/MC/RISCV/fixups-compressed.s
The file was modifiedllvm/test/MC/RISCV/rv32c-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/rv32fc-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/compress-rv64i.s
Commit ad6a8b83cdc35019cc0431286f3fbacf7d184781 by Matthew.Arsenault
AMDGPU/GlobalISel: Legalize constant 32-bit loads
Legalize by casting to a 64-bit constant address. This isn't how the DAG
implements it, but it should.
llvm-svn: 371535
The file was modifiedllvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
The file was modifiedllvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h
The file was modifiedllvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.h
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-load-constant-32bit.mir
Commit da027275c666183efb9434ece31ef0d92fcf9f2b by Matthew.Arsenault
AMDGPU/GlobalISel: RegBankSelect for G_ZEXTLOAD/G_SEXTLOAD
llvm-svn: 371536
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-zextload.mir
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-sextload.mir
The file was modifiedllvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp
The file was modifiedllvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
Commit 880657c97c394eebd35c17db878c09f1180030fe by lebedev.ri
[NFC][InstCombine][InstSimplify] PR43251 - and some patterns with offset
!= 0
https://rise4fun.com/Alive/21b
llvm-svn: 371537
The file was addedllvm/test/Transforms/InstSimplify/result-of-usub-by-nonzero-is-non-zero-and-no-overflow.ll
The file was modifiedllvm/test/Transforms/InstCombine/result-of-usub-is-non-zero-and-no-overflow.ll
Commit 37d1bda4f6b59c38c35334a86fc8430343db7925 by Matthew.Arsenault
AMDGPU/GlobalISel: Select llvm.amdgcn.sffbh
llvm-svn: 371538
The file was modifiedllvm/lib/Target/AMDGPU/VOP1Instructions.td
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.sffbh.mir
The file was modifiedllvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td
Commit 7df5b3fd26243a80d97382fdc09ce0374ab98d87 by Matthew.Arsenault
AMDGPU/GlobalISel: Select cvt pk intrinsics
llvm-svn: 371539
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.cvt.pknorm.u16.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.cvt.pkrtz.mir
The file was modifiedllvm/lib/Target/AMDGPU/AMDGPUInstrInfo.td
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.cvt.pk.i16.mir
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.cvt.pknorm.i16.mir
The file was modifiedllvm/lib/Target/AMDGPU/AMDGPUGISel.td
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-amdgcn.cvt.pk.u16.mir
Commit e1895aba3da01df442253bf048e38371377db15e by Matthew.Arsenault
AMDGPU/GlobalISel: Select G_FABS/G_FNEG
f64 doesn't work yet because tablegen currently doesn't handlde
REG_SEQUENCE.
This does regress some multi use VALU fneg cases since now the immediate
remains in an SGPR, and more moves are used for legalizing the xor. This
is a SIFixSGPRCopies deficiency.
llvm-svn: 371540
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fsub.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/fneg-combines.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/fneg.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fcanonicalize.mir
The file was modifiedllvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fabs.mir
The file was modifiedllvm/lib/Target/AMDGPU/SIInstructions.td
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fabs.mir
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fneg.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-fneg.mir
Commit b329e0728b3eda7a1c754931e5c174b2b7ae51b3 by carrot
[BPI] Adjust the probability for floating point unordered comparison
Since NaN is very rare in normal programs, so the probability for
floating point unordered comparison should be extremely small. Current
probability is 3/8, it is too large, this patch changes it to a tiny
number.
Differential Revision: https://reviews.llvm.org/D65303
llvm-svn: 371541
The file was addedllvm/test/Analysis/BranchProbabilityInfo/fcmp.ll
The file was modifiedllvm/test/CodeGen/SystemZ/call-05.ll
The file was modifiedllvm/lib/Analysis/BranchProbabilityInfo.cpp
Commit 4a23ae5e78798662c07c94cc708fd70fd5ae88f9 by Matthew.Arsenault
GlobalISel/TableGen: Handle REG_SEQUENCE patterns
The scalar f64 patterns don't work yet because they fail on multiple
results from the unused implicit def of scc in the result bit operation.
llvm-svn: 371542
The file was addedllvm/test/TableGen/GlobalISelEmitterRegSequence.td
The file was modifiedllvm/lib/Target/AMDGPU/SIInstructions.td
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fabs.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-fneg.mir
The file was modifiedllvm/utils/TableGen/GlobalISelEmitter.cpp
Commit ff02109ad47af387839f3163168382273fcec05b by Vedant Kumar
[Function] Factor out GetCallEdgeForReturnAddress, NFC
Finding the call edge in a function which corresponds to a particular
return address is a generic/useful operation.
llvm-svn: 371543
The file was modifiedlldb/include/lldb/Symbol/Function.h
The file was modifiedlldb/source/Symbol/Function.cpp
The file was modifiedlldb/source/Target/StackFrameList.cpp
Commit 3ef7dbd6650d53af79dedbfcd3c85a96b29c96bb by Vedant Kumar
[lldbtest] Add an "expected_cmd_failure" option to the filecheck helper
llvm-svn: 371544
The file was modifiedlldb/packages/Python/lldbsuite/test/lldbtest.py
Commit 870ffe3cee6398f5c576e230765424f6f89d2143 by lebedev.ri
[NFC][InstSimplify] rewrite test added in r371537 to use non-null
pointer instead
I only want to ensure that %offset is non-zero there, it doesn't matter
how that info is conveyed. As filed in PR43267, the assumption way does
not work.
llvm-svn: 371546
The file was modifiedllvm/test/Transforms/InstSimplify/result-of-usub-by-nonzero-is-non-zero-and-no-overflow.ll
Commit a9beacbac8d22f2b796130766ff7f8c93af131f2 by listmail
[X86] Updated target specific selection dag code to conservatively check
for isAtomic in addition to isVolatile
See D66309 for context.
This is the first sweep of x86 target specific code to add isAtomic
bailouts where appropriate. The intention here is to have the switch
from AtomicSDNode to LoadSDNode/StoreSDNode be close to NFC; that is,
I'm not looking to allow additional optimizations at this time.
Sorry for the lack of tests.  As discussed in the review, most of these
are vector tests (for which atomicity is not well defined) and I
couldn't figure out to exercise the anyextend cases which aren't vector
specific.
Differential Revision: https://reviews.llvm.org/D66322
llvm-svn: 371547
The file was modifiedllvm/lib/Target/X86/X86ISelDAGToDAG.cpp
The file was modifiedllvm/lib/Target/X86/X86InstrInfo.td
The file was modifiedllvm/lib/Target/X86/X86ISelLowering.cpp
Commit b5890a329a08715f1974f5f46f1205f2ca1de41e by a.bataev
Fix for PR43175: compiler crash when trying to emit noncapturable
constant.
If the constexpr variable is partially initialized, the initializer can
be emitted as the structure, not as an array, because of some early
optimizations. The llvm variable gets the type from this constant and,
thus, gets the type which is pointer to struct rather than pointer to an
array. We need to convert this type to be truely array, otherwise it may
lead to the compiler crash when trying to emit array subscript
expression.
llvm-svn: 371548
The file was addedclang/test/OpenMP/constexpr_partial_array.cpp
The file was modifiedclang/lib/CodeGen/CGExpr.cpp
Commit 16f5605382dd57cd0d0323a2ded5b1d4ad1abafe by lebedev.ri
[NFC][InstCombine] rewrite test added in r371537 to use non-null pointer
instead
I only want to ensure that %offset is non-zero there, it doesn't matter
how that info is conveyed. As filed in PR43267, the assumption way does
not work.
llvm-svn: 371550
The file was modifiedllvm/test/Transforms/InstCombine/result-of-usub-is-non-zero-and-no-overflow.ll
Commit 4d2b4077e7087b1b0476d9b3ef5fbcc7b0149990 by spatel
[x86] add test for false dependency with AVX; NFC
Goes with D67363
llvm-svn: 371551
The file was modifiedllvm/test/CodeGen/X86/stack-folding-fp-avx1.ll
Commit 38e033bf33e8a8261d1d4497524fe75ef3486a9a by rnk
Re-land Remove REQUIRES:shell from tests that pass for me on Windows
This reverts r371497 (git commit
3d7e9ab7b9f8c53aa41420c54970f0fb421004a2)
Reorder `not` with `env` in these two tests so they pass:
Driver/rewrite-map-in-diagnostics.c
Index/crash-recovery-modules.m.
This will not be necessary after D66531 lands.
llvm-svn: 371552
The file was modifiedclang/test/OpenMP/task_private_codegen.cpp
The file was modifiedclang/test/Driver/crash-report-crashfile.m
The file was modifiedclang/test/OpenMP/taskloop_simd_private_codegen.cpp
The file was modifiedclang/test/Format/style-on-command-line.cpp
The file was modifiedclang/test/Modules/at-import-in-framework-header.m
The file was modifiedclang/test/Analysis/crash-trace.c
The file was modifiedclang/test/Modules/dependency-dump.m
The file was modifiedclang/test/Index/crash-recovery-modules.m
The file was modifiedclang/test/Driver/check-time-trace-sections.cpp
The file was modifiedclang/test/Driver/rewrite-map-in-diagnostics.c
The file was modifiedclang/test/OpenMP/taskloop_firstprivate_codegen.cpp
The file was modifiedclang/test/Parser/crash-report.c
The file was modifiedclang/test/CodeGen/thinlto_backend.ll
The file was modifiedclang/test/Modules/builtins.m
The file was modifiedclang/test/Driver/check-time-trace.cpp
The file was modifiedclang/test/Modules/dependency-dump-dependent-module.m
The file was modifiedclang/test/Driver/clang-offload-bundler.c
The file was modifiedclang/test/Modules/implicit-invalidate-common.c
The file was modifiedclang/test/OpenMP/task_firstprivate_codegen.cpp
The file was modifiedclang/test/OpenMP/taskloop_lastprivate_codegen.cpp
The file was modifiedclang/test/PCH/modified-header-error.c
The file was modifiedclang/test/OpenMP/taskloop_simd_lastprivate_codegen.cpp
The file was modifiedclang/test/OpenMP/taskloop_private_codegen.cpp
The file was modifiedclang/test/Frontend/dependency-gen-has-include.c
The file was modifiedclang/test/OpenMP/taskloop_simd_firstprivate_codegen.cpp
Commit 7a54d76fa540f88ffe45f9e9eeca958dea369719 by a.bataev
[OPENMP5.0]Allow teams directive outside of the target directives.
According to OpenMP 5.0, teams directives are allowed not only in the
target context, but also in the implicit parallel regions.
llvm-svn: 371553
The file was modifiedclang/lib/Sema/SemaOpenMP.cpp
The file was modifiedclang/test/OpenMP/teams_messages.cpp
The file was modifiedclang/test/OpenMP/teams_codegen.cpp
The file was modifiedclang/test/OpenMP/teams_ast_print.cpp
Commit 6c6f5a9984525a23229b26cc4527cc2cb90375d0 by simon
[mips] Allow PT_LOAD to have overlapping p_offset ranges on EM_MIPS
Port the D64906 <https://reviews.llvm.org/D64906> technique to MIPS.
Fix PR33131
llvm-svn: 371554
The file was modifiedlld/test/ELF/basic-mips.s
The file was modifiedlld/ELF/Writer.cpp
Commit 699bea494c01fffe351223d8064ed8a091b13957 by dblaikie
llvm-reduce: Simplify testing using -implicit-check-not
Also fix llvm-reduce to use the specified output file name directly,
without appending '.ll' to the name.
llvm-svn: 371555
The file was modifiedllvm/test/Reduce/remove-global-vars.ll
The file was modifiedllvm/tools/llvm-reduce/llvm-reduce.cpp
The file was modifiedllvm/test/Reduce/remove-funcs.ll
Commit 1e1db800487cbaf96e8f7809e3df42ba979c121d by listmail
[ValueTracking] Factor our common speculation suppression logic [NFC]
Expose a utility function so that all places which want to suppress
speculation (when otherwise legal) due to ordering and/or sanitizer
interaction can do so.
llvm-svn: 371556
The file was modifiedllvm/lib/Analysis/ValueTracking.cpp
The file was modifiedllvm/include/llvm/Analysis/ValueTracking.h
The file was modifiedllvm/lib/Transforms/Vectorize/LoopVectorizationLegality.cpp
Commit 045b2270ceba0ad785cf27beb05dd59ce10372f6 by richard-llvm
When evaluating a __builtin_constant_p conditional, always enter
constant-folding mode regardless of the original evaluation mode.
In order for this to be correct, we need to track whether we're checking
for a potential constant expression or checking for undefined behavior
separately from the evaluation mode enum, since we don't want to clobber
those states when entering constant-folding mode.
llvm-svn: 371557
The file was modifiedclang/lib/AST/ExprConstant.cpp
The file was modifiedclang/test/Sema/i-c-e.c
Commit cffa630c809f07f38334b8e5e03f8126387f997b by listmail
[Loads] Move generic code out of vectorizer into a location it might be
reused [NFC]
llvm-svn: 371558
The file was modifiedllvm/lib/Analysis/Loads.cpp
The file was modifiedllvm/lib/Transforms/Vectorize/LoopVectorizationLegality.cpp
The file was modifiedllvm/include/llvm/Analysis/Loads.h
Commit c9f5aa99acbb89702b767831e56c549bbe5ad1d7 by rnk
Actually reorder not and env in crash-recovery-modules.m
llvm-svn: 371559
The file was modifiedclang/test/Index/crash-recovery-modules.m
Commit 6ca76ceb63bf91282d9bbcc2a1cad190455a3c5a by jingham
Fix a thinko in handling the QSetLogging packet.
The comparison against LOG_MEMORY shortcut all the LOG_MEMORY_* log
channels.  It has to come last.
llvm-svn: 371560
The file was modifiedlldb/tools/debugserver/source/RNBRemote.cpp
Commit 5fc4bee355a5fbafaa41318ce9b71d4df1e98055 by echristo
Move LLVM_ENABLE_ABI_BREAKING_CHECKS variables to their own file so that
you don't have to link Error.o and all of its dependencies.
In more detail: global initializers in Error.o can't be elided with
-ffunction-sections/-gc-sections since they always need to be run
causing a fairly significant binary bloat if all you want is the ABI
breaking checks code.
Differential Revision: https://reviews.llvm.org/D67387
llvm-svn: 371561
The file was addedllvm/lib/Support/ABIBreak.cpp
The file was modifiedllvm/lib/Support/CMakeLists.txt
The file was modifiedllvm/lib/Support/Error.cpp
The file was modifiedllvm/utils/gn/secondary/llvm/lib/Support/BUILD.gn
Commit 477c1df4b9d6add542f0ed922d47010999567560 by dblaikie
llvm-reduce: Add pass to reduce Metadata
Patch by Diego Treviño!
Differential Revision: https://reviews.llvm.org/D65026
llvm-svn: 371562
The file was addedllvm/test/Reduce/remove-metadata.ll
The file was modifiedllvm/tools/llvm-reduce/CMakeLists.txt
The file was addedllvm/tools/llvm-reduce/deltas/ReduceMetadata.cpp
The file was addedllvm/tools/llvm-reduce/deltas/ReduceMetadata.h
The file was modifiedllvm/tools/llvm-reduce/DeltaManager.h
The file was addedllvm/test/Reduce/Inputs/remove-metadata.py
Commit 345fbfd7499254e5a4ecc4e83b3b8beb58c677b7 by dblaikie
llvm-remove: Remove "using namespace" in header.
llvm-svn: 371563
The file was modifiedllvm/tools/llvm-reduce/deltas/Delta.h
The file was modifiedllvm/tools/llvm-reduce/deltas/Delta.cpp
The file was modifiedllvm/tools/llvm-reduce/deltas/ReduceFunctions.cpp
The file was modifiedllvm/tools/llvm-reduce/deltas/ReduceGlobalVars.cpp
Commit aac114ca140f323f17cf46d0c0d5319547f20f19 by dblaikie
llvm-reduce: Remove some unused headers/more narrowly include them
llvm-svn: 371564
The file was modifiedllvm/tools/llvm-reduce/deltas/ReduceGlobalVars.cpp
The file was modifiedllvm/tools/llvm-reduce/deltas/Delta.cpp
The file was modifiedllvm/tools/llvm-reduce/deltas/Delta.h
The file was modifiedllvm/tools/llvm-reduce/deltas/ReduceFunctions.cpp
Commit f7b4022db1746fb9b22114d83fe690755e7f0cf5 by asbirlea
[MemorySSA] Do not create memoryaccesses for debug info intrinsics.
Summary: Do not model debuginfo intrinsics in MemorySSA. Regularly these
are non-memory modifying instructions. With -disable-basicaa, they were
being modelled as Defs.
Reviewers: george.burgess.iv
Subscribers: aprantl, Prazek, sanjoy.google, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67307
llvm-svn: 371565
The file was modifiedllvm/lib/Analysis/MemorySSA.cpp
The file was addedllvm/test/Analysis/MemorySSA/debugvalue2.ll
Commit 244e738485445fa4b72bfef9b9b2f9625cee989e by puyan
Adding support for overriding LLVM_ENABLE_RUNTIMES for runtimes builds.
On some platforms, certain runtimes are not supported. For runtimes
builds of those platforms it would be nice if we could disable certain
runtimes (ie libunwind on Windows).

Differential Revision: https://reviews.llvm.org/D67195
llvm-svn: 371566
The file was modifiedllvm/runtimes/CMakeLists.txt
Commit 6a2603c063387d0ee36977db7b0ca0aa4225e6f3 by dblaikie
llvm-reduce: Add pass to reduce parameters
Patch by Diego Treviño!
Differential Revision: https://reviews.llvm.org/D65479
llvm-svn: 371567
The file was addedllvm/tools/llvm-reduce/deltas/ReduceArguments.cpp
The file was modifiedllvm/tools/llvm-reduce/DeltaManager.h
The file was addedllvm/test/Reduce/remove-args.ll
The file was modifiedllvm/tools/llvm-reduce/CMakeLists.txt
The file was addedllvm/test/Reduce/Inputs/remove-args.py
The file was addedllvm/tools/llvm-reduce/deltas/ReduceArguments.h
Commit 7b1d793713cf9ed9ab719f33b332f9c66a1fc5cc by akhuang
Reland "Change the X86 datalayout to add three address spaces  for 32
bit signed, 32 bit unsigned, and 64 bit pointers." This reverts
57076d3199fc2b0af4a3736b7749dd5462cacda5.
Original review at https://reviews.llvm.org/D64931. Review for added fix
at https://reviews.llvm.org/D66843.
llvm-svn: 371568
The file was modifiedclang/lib/Basic/Targets/OSTargets.h
The file was modifiedlld/test/ELF/lto/pic.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/dot-dumper2.ll
The file was modifiedllvm/test/ThinLTO/X86/linkonce_aliasee_ref_import.ll
The file was modifiedllvm/test/LTO/X86/set-merged.ll
The file was modifiedllvm/test/Transforms/PGOProfile/loop1.ll
The file was modifiedlld/test/COFF/lto-cache.ll
The file was modifiedllvm/lib/Target/X86/X86TargetMachine.cpp
The file was modifiedllvm/test/ThinLTO/X86/Inputs/pr35472.ll
The file was modifiedlld/test/COFF/include-lto.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/personality-local.ll
The file was modifiedlld/test/COFF/Inputs/lto-dep.ll
The file was modifiedlld/test/COFF/lto-new-symbol.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/empty_module_with_cache.ll
The file was modifiedllvm/test/Transforms/FunctionImport/Inputs/import_stats.ll
The file was modifiedllvm/test/Transforms/FunctionImport/hotness_based_import.ll
The file was modifiedllvm/test/LTO/X86/remangle_intrinsics_tbaa.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/cache.ll
The file was modifiedlld/test/COFF/lto-reloc-model.ll
The file was modifiedclang/test/CodeGen/Inputs/thinlto-multi-module.ll
The file was modifiedlld/test/ELF/lto/Inputs/duplicated-name.ll
The file was modifiedllvm/test/LTO/X86/triple-init.ll
The file was modifiedllvm/test/Transforms/PGOProfile/icp_covariant_call_return.ll
The file was modifiedlld/test/ELF/lto/thinlto-obj-path.ll
The file was modifiedllvm/test/Transforms/PGOProfile/thinlto_cspgo_gen.ll
The file was modifiedlld/test/ELF/lto/ltopasses-custom.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/noinline.ll
The file was modifiedllvm/test/LTO/X86/pr38046.ll
The file was modifiedlld/test/ELF/lto/Inputs/symbol-ordering-lto.ll
The file was modifiedlld/test/ELF/lto/ltopasses-basic.ll
The file was modifiedllvm/test/Transforms/FunctionImport/import_stats.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/module_asm2.ll
The file was modifiedllvm/test/ThinLTO/X86/linkonce_resolution_comdat.ll
The file was modifiedlld/test/COFF/lto-cpu-string.ll
The file was modifiedlld/test/ELF/lto/Inputs/libcall-archive.ll
The file was modifiedlld/test/ELF/lto/tls-preserve.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/index-const-prop-full-lto.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/function_entry_count.ll
The file was modifiedllvm/test/LTO/X86/Inputs/dllimport.ll
The file was modifiedllvm/test/LTO/X86/symver-asm2.ll
The file was modifiedllvm/test/ThinLTO/X86/lazyload_metadata.ll
The file was modifiedllvm/test/ThinLTO/X86/referenced_by_constant.ll
The file was modifiedllvm/test/Transforms/PGOProfile/diag_no_funcprofdata.ll
The file was modifiedllvm/test/LTO/Resolution/X86/linkonce.ll
The file was modifiedllvm/test/LTO/X86/internalize.ll
The file was modifiedclang/lib/Basic/Targets/X86.h
The file was modifiedlld/test/COFF/Inputs/constant-export.ll
The file was modifiedllvm/test/Transforms/PGOProfile/diag_mismatch.ll
The file was modifiedlld/test/ELF/lto/Inputs/start-lib1.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/import_opaque_type.ll
The file was modifiedllvm/test/LTO/X86/objc-detection.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/dicompositetype-unique.ll
The file was modifiedlld/test/ELF/lto/dynamic-list.ll
The file was modifiedllvm/test/ThinLTO/X86/module_asm2.ll
The file was modifiedllvm/test/ThinLTO/X86/dicompositetype-unique-alias.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/cache-icall.ll
The file was modifiedlld/test/ELF/lto/comdat2.ll
The file was modifiedllvm/test/Transforms/PGOProfile/Inputs/thinlto_indirect_call_promotion.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/index-const-prop-alias.ll
The file was modifiedclang/test/CodeGen/Inputs/thinlto_backend_local_name_conflict1.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/local_name_conflict1.ll
The file was modifiedllvm/test/Transforms/FunctionImport/Inputs/funcimport_debug.ll
The file was modifiedllvm/test/LTO/Resolution/X86/ifunc.ll
The file was modifiedllvm/test/ThinLTO/X86/dot-dumper2.ll
The file was modifiedllvm/test/Transforms/PGOProfile/icp_invoke.ll
The file was modifiedllvm/test/ThinLTO/X86/builtin-nostrip.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/index-const-prop-cache-test1.ll
The file was modifiedlld/test/ELF/lto/version-script2.ll
The file was modifiedllvm/test/Transforms/PGOProfile/memop_size_opt.ll
The file was modifiedllvm/test/LTO/Resolution/X86/function-alias-non-prevailing.ll
The file was modifiedllvm/test/Transforms/FunctionImport/Inputs/funcimport_resolved2.ll
The file was modifiedllvm/test/Transforms/PGOProfile/indirect_call_profile.ll
The file was modifiedlld/test/ELF/lto/inline-asm.ll
The file was modifiedlld/test/ELF/lto/obj-path.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/index-const-prop-define-g.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/reference_non_importable.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/cache-typeid-resolutions-import.ll
The file was modifiedlld/test/COFF/lto-obj-path.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/cache-typeid-resolutions2.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/local_name_conflict_var1.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/mod-asm-used.ll
The file was modifiedlld/test/COFF/lto-chkstk.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/dicompositetype-unique2.ll
The file was modifiedllvm/test/ThinLTO/X86/crash_debuginfo.ll
The file was modifiedclang/test/CodeGen/thinlto_backend_local_name_conflict.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/deadstrip.ll
The file was modifiedllvm/test/LTO/Resolution/X86/common2.ll
The file was modifiedlld/test/ELF/lto/lto-start.ll
The file was modifiedllvm/test/Transforms/PGOProfile/criticaledge.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/index-const-prop-cache-foo.ll
The file was modifiedllvm/test/Transforms/PGOProfile/Inputs/thinlto_samplepgo_icp2a.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/local_name_conflict_var2.ll
The file was modifiedllvm/test/ThinLTO/X86/dsolocal_dllimport.ll
The file was modifiedllvm/test/Transforms/PGOProfile/thinlto_samplepgo_icp2.ll
The file was modifiedllvm/test/Transforms/PGOProfile/large_count_remarks.ll
The file was modifiedlld/test/ELF/lto/Inputs/save-temps.ll
The file was modifiedlld/test/ELF/lto/weakodr-visibility.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/not-prevailing.ll
The file was modifiedllvm/test/Transforms/PGOProfile/Inputs/thinlto_cspgo_bar_gen.ll
The file was modifiedllvm/test/ThinLTO/X86/diagnostic-handler-remarks-with-hotness.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/dead-strip-alias.ll
The file was modifiedllvm/test/ThinLTO/X86/cache.ll
The file was modifiedlld/test/ELF/lto/lazy-internal.ll
The file was modifiedlld/test/ELF/lto/thinlto-emit-imports.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/emit_imports.ll
The file was modifiedllvm/test/LTO/X86/strip-debug-info.ll
The file was modifiedlld/test/COFF/Inputs/lto-comdat2.ll
The file was modifiedllvm/test/ThinLTO/X86/strong_non_prevailing.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/alias_internal.ll
The file was modifiedllvm/test/ThinLTO/X86/reference_non_importable.ll
The file was modifiedclang/test/CodeGen/Inputs/thinlto_backend.ll
The file was modifiedlld/test/wasm/lto/incompatible.ll
The file was modifiedlld/test/ELF/lto/thin-archivecollision.ll
The file was modifiedllvm/test/Transforms/FunctionImport/Inputs/not-prevailing.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/llvm.used.ll
The file was modifiedllvm/test/LTO/Resolution/X86/multi-thinlto.ll
The file was modifiedllvm/test/LTO/X86/Inputs/strip-debug-info-bar.ll
The file was modifiedllvm/test/tools/llvm-lto2/X86/stats-file-option.ll
The file was modifiedllvm/test/ThinLTO/X86/internalize.ll
The file was modifiedlld/test/COFF/lto.ll
The file was modifiedllvm/test/Transforms/PGOProfile/icp_covariant_invoke_return.ll
The file was modifiedllvm/test/Transforms/PGOProfile/select1.ll
The file was modifiedlld/test/COFF/thinlto-object-suffix-replace.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/dsolocal_dllimport.ll
The file was modifiedllvm/test/Transforms/PGOProfile/thinlto_samplepgo_icp.ll
The file was modifiedllvm/test/LTO/Resolution/X86/load-sample-prof.ll
The file was modifiedlld/test/ELF/lto/common2.ll
The file was modifiedlld/test/ELF/lto/undefined-puts.ll
The file was modifiedlld/test/COFF/Inputs/lto-lazy-reference-dummy.ll
The file was modifiedllvm/test/Transforms/PGOProfile/X86/macho.ll
The file was modifiedlld/test/COFF/unresolved-lto.ll
The file was modifiedlld/test/ELF/lto/weak.ll
The file was modifiedllvm/test/ThinLTO/X86/devirt2.ll
The file was modifiedllvm/test/Transforms/PGOProfile/Inputs/thinlto_samplepgo_icp.ll
The file was modifiedlld/test/ELF/lto/ctors.ll
The file was modifiedlld/test/ELF/lto/Inputs/obj-path.ll
The file was modifiedllvm/test/Transforms/PGOProfile/multiple_hash_profile.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/personality.ll
The file was modifiedlld/test/ELF/lto/Inputs/irmover-warning.ll
The file was modifiedllvm/test/ThinLTO/X86/linkonce_odr_unnamed_addr.ll
The file was modifiedlld/test/ELF/lto/Inputs/archive-2.ll
The file was modifiedllvm/test/Transforms/PGOProfile/select2.ll
The file was modifiedllvm/test/ThinLTO/X86/merge-triple.ll
The file was modifiedllvm/test/ThinLTO/X86/dot-dumper.ll
The file was modifiedllvm/test/Transforms/PGOProfile/diag_no_value_sites.ll
The file was modifiedlld/test/COFF/lto-comdat.ll
The file was modifiedllvm/test/LTO/Resolution/X86/local-def-dllimport.ll
The file was modifiedlld/test/ELF/lto/comdat.ll
The file was modifiedlld/test/COFF/Inputs/thinlto-empty.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/debuginfo-compositetype-import.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/drop-debug-info.ll
The file was modifiedllvm/test/ThinLTO/X86/index-const-prop-full-lto.ll
The file was modifiedclang/test/CodeGen/thinlto-distributed-cfi-devirt.ll
The file was modifiedllvm/test/Transforms/FunctionImport/Inputs/funcimport_resolved1.ll
The file was modifiedlld/test/COFF/Inputs/conflict.ll
The file was modifiedllvm/test/ThinLTO/X86/noinline.ll
The file was modifiedllvm/test/Transforms/PGOProfile/indirect_call_promotion_vla.ll
The file was modifiedllvm/test/ThinLTO/X86/funcimport2.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/index-const-prop-linkage.ll
The file was modifiedllvm/test/Transforms/PGOProfile/switch.ll
The file was modifiedlld/test/COFF/lto-linker-opts.ll
The file was modifiedlld/test/ELF/lto/Inputs/linkonce-odr.ll
The file was modifiedllvm/test/ThinLTO/X86/debuginfo-compositetype-import.ll
The file was modifiedllvm/test/Transforms/FunctionImport/Inputs/comdat.ll
The file was modifiedlld/test/COFF/unresolved-lto-bitcode.ll
The file was modifiedclang/test/CodeGen/thinlto-diagnostic-handler-remarks-with-hotness.ll
The file was modifiedlld/test/ELF/lto/section-name.ll
The file was modifiedllvm/test/ThinLTO/X86/diagnostic-handler-remarks.ll
The file was modifiedlld/test/ELF/lto/unnamed-addr-drop.ll
The file was modifiedllvm/test/ThinLTO/X86/cfi-devirt.ll
The file was modifiedllvm/test/LTO/X86/type-mapping-bug2.ll
The file was modifiedllvm/test/Transforms/PGOProfile/diag_no_profile.ll
The file was modifiedllvm/test/ThinLTO/X86/index-const-prop-ldst.ll
The file was modifiedllvm/test/ThinLTO/X86/module_summary_graph_traits.ll
The file was modifiedllvm/test/ThinLTO/X86/cache-import-lists.ll
The file was modifiedlld/test/COFF/Inputs/undefined-symbol-lto-a.ll
The file was modifiedlld/test/ELF/lto/duplicated-name.ll
The file was modifiedllvm/include/llvm/Target/TargetMachine.h
The file was modifiedlld/test/COFF/Inputs/libcall-archive.ll
The file was modifiedlld/test/COFF/loadcfg.ll
The file was modifiedllvm/test/LTO/Resolution/X86/export-jumptable.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/cache-import-lists1.ll
The file was modifiedlld/test/ELF/lto/combined-lto-object-name.ll
The file was modifiedllvm/test/Transforms/PGOProfile/remap.ll
The file was modifiedllvm/test/Transforms/PGOProfile/func_entry.ll
The file was modifiedclang/test/CodeGen/iamcu-abi.c
The file was modifiedlld/test/ELF/lto/module-asm.ll
The file was modifiedllvm/test/Transforms/PGOProfile/preinline.ll
The file was modifiedlld/test/ELF/lto/parallel.ll
The file was modifiedlld/test/ELF/lto/Inputs/data-ordering-lto.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/link-odr-availextern-odr.ll
The file was modifiedlld/test/ELF/lto/undef-weak.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/empty.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/diagnostic-handler-remarks.ll
The file was modifiedllvm/test/LTO/X86/codemodel-3.ll
The file was modifiedlld/test/COFF/thinlto.ll
The file was modifiedlld/test/ELF/lto/thinlto-cant-write-index.ll
The file was modifiedlld/test/COFF/lto-debug-pass-arguments.ll
The file was modifiedllvm/test/Transforms/PGOProfile/loop2.ll
The file was modifiedlld/test/ELF/lto/duplicated.ll
The file was modifiedlld/test/ELF/lto/Inputs/linker-script-symbols-ipo.ll
The file was modifiedlld/test/ELF/lto/abs-resol.ll
The file was modifiedlld/test/ELF/lto/archive-2.ll
The file was modifiedclang/test/CodeGen/Inputs/thinlto_backend_local_name_conflict2.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/cfi-icall-only-bazqux.ll
The file was modifiedlld/test/COFF/thinlto-index-only.ll
The file was modifiedllvm/test/Transforms/FunctionImport/funcimport_resolved.ll
The file was modifiedllvm/test/LTO/X86/Inputs/codemodel-3.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/weak_resolution.ll
The file was modifiedllvm/test/ThinLTO/X86/thinlto-internalize-used.ll
The file was modifiedlld/test/ELF/lto/save-temps.ll
The file was modifiedllvm/test/LTO/Resolution/X86/mixed_lto.ll
The file was modifiedllvm/test/LTO/X86/tailcallelim.ll
The file was modifiedllvm/test/ThinLTO/X86/cfi-icall.ll
The file was modifiedllvm/test/LTO/X86/symver-asm3.ll
The file was modifiedlld/test/ELF/lto/undef-mixed.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/linkonce_resolution_comdat.ll
The file was modifiedlld/test/COFF/Inputs/lto-lazy-reference-quadruple.ll
The file was modifiedllvm/test/Transforms/PGOProfile/indirect_call_promotion.ll
The file was modifiedlld/test/ELF/lto/internalize-llvmused.ll
The file was modifiedlld/test/ELF/lto/Inputs/i386-empty.ll
The file was modifiedlld/test/ELF/lto/cache.ll
The file was modifiedllvm/test/Transforms/PGOProfile/Inputs/thinlto_cspgo_bar_use.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/module_asm.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/debuginfo-cu-import.ll
The file was modifiedllvm/lib/Target/X86/X86TargetMachine.h
The file was modifiedllvm/test/ThinLTO/X86/weak_resolution.ll
The file was modifiedlld/test/COFF/Inputs/weak-external2.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/emit_imports2.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/funcimport2.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/index-const-prop-gvref.ll
The file was modifiedllvm/test/ThinLTO/X86/index-const-prop-cache.ll
The file was modifiedclang/test/CodeGen/thinlto-distributed.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/local_name_conflict2.ll
The file was modifiedllvm/test/Transforms/FunctionImport/funcimport_debug.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/funcimport.ll
The file was modifiedlld/test/ELF/lto/Inputs/relocation-model-pic.ll
The file was modifiedlld/test/ELF/lto/thinlto-index-only.ll
The file was modifiedlld/test/ELF/lto/Inputs/asmundef.ll
The file was modifiedlld/test/ELF/lto/verify-invalid.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/link-odr-availextern-ae.ll
The file was modifiedlld/test/ELF/lto/Inputs/unnamed-addr-drop.ll
The file was modifiedlld/test/ELF/lto/version-script.ll
The file was modifiedllvm/test/ThinLTO/X86/index-const-prop-linkage.ll
The file was modifiedlld/test/COFF/Inputs/thinlto.ll
The file was modifiedlld/test/COFF/Inputs/msvclto-order-b.ll
The file was modifiedlld/test/ELF/lto/thinlto-prefix-replace.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/devirt2.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/alias-alias-1.ll
The file was modifiedllvm/test/LTO/Resolution/X86/diagnostic-handler-remarks.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/cache-typeid-resolutions3.ll
The file was modifiedllvm/test/ThinLTO/X86/index-const-prop-alias.ll
The file was modifiedllvm/test/ThinLTO/X86/drop-debug-info.ll
The file was modifiedlld/test/COFF/Inputs/lto-cache.ll
The file was modifiedllvm/test/LTO/X86/Inputs/remangle_intrinsics_tbaa.ll
The file was modifiedlld/test/ELF/lto/internalize-version-script.ll
The file was modifiedlld/test/ELF/lto/internalize-undef.ll
The file was modifiedllvm/test/LTO/X86/diagnostic-handler-remarks-with-hotness.ll
The file was modifiedlld/test/ELF/lto/Inputs/irmover-error.ll
The file was modifiedllvm/test/Transforms/PGOProfile/do-not-instrument.ll
The file was modifiedllvm/test/LTO/Resolution/X86/linker-redef.ll
The file was modifiedllvm/test/Transforms/PGOProfile/select_hash_conflict.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/linkonce_odr_unnamed_addr.ll
The file was modifiedllvm/test/ThinLTO/X86/funcimport.ll
The file was modifiedllvm/test/Transforms/FunctionImport/Inputs/hotness_based_import.ll
The file was modifiedlld/test/COFF/libcall-archive.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/merge-triple.ll
The file was modifiedllvm/test/ThinLTO/X86/module_asm_glob.ll
The file was modifiedllvm/test/LTO/Resolution/X86/diagnostic-handler-remarks-with-hotness.ll
The file was modifiedllvm/test/LTO/Resolution/X86/appending-var.ll
The file was modifiedllvm/test/LTO/X86/codemodel-1.ll
The file was modifiedllvm/test/Transforms/PGOProfile/icp_mismatch_msg.ll
The file was modifiedlld/test/ELF/lto/archive-no-index.ll
The file was modifiedlld/test/ELF/lto/resolution.ll
The file was modifiedllvm/test/LTO/Resolution/X86/dead-strip-fulllto.ll
The file was modifiedllvm/test/LTO/Resolution/X86/lowertypetests.ll
The file was modifiedlld/test/ELF/lto/Inputs/wrap-bar.ll
The file was modifiedlld/test/ELF/lto/emit-llvm.ll
The file was modifiedlld/test/COFF/Inputs/thinlto-mangled-qux.ll
The file was modifiedllvm/test/LTO/Resolution/X86/cache-dso-local.ll
The file was modifiedllvm/test/ThinLTO/X86/debuginfo-cu-import.ll
The file was modifiedlld/test/COFF/Inputs/weak-external3.ll
The file was modifiedclang/test/CodeGen/thinlto_backend.ll
The file was modifiedlld/test/ELF/lto/Inputs/thin1.ll
The file was modifiedlld/test/ELF/lto/thinlto-debug-fission.ll
The file was modifiedllvm/test/Transforms/PGOProfile/icp_invoke_nouse.ll
The file was modifiedlld/test/ELF/lto/Inputs/type-merge.ll
The file was modifiedllvm/test/ThinLTO/X86/function_entry_count.ll
The file was modifiedlld/test/COFF/entrylib.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/dead-strip-fulllto.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/globals-import.ll
The file was modifiedlld/test/ELF/lto/Inputs/drop-linkage.ll
The file was modifiedllvm/test/LTO/Resolution/X86/cache-prevailing.ll
The file was modifiedlld/test/ELF/lto/available-externally.ll
The file was modifiedllvm/test/ThinLTO/X86/index-const-prop-gvref.ll
The file was modifiedlld/test/ELF/lto/setting-dso-local.ll
The file was modifiedlld/test/COFF/lto-parallel.ll
The file was modifiedlld/test/ELF/lto/Inputs/defsym-bar.ll
The file was modifiedllvm/test/ThinLTO/X86/cfi-distributed.ll
The file was modifiedlld/test/COFF/thinlto-mangled.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/alias-1.ll
The file was modifiedlld/test/ELF/lto/archive-3.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/comdat.ll
The file was modifiedllvm/test/LTO/Resolution/X86/cache-dso-local2.ll
The file was modifiedlld/test/ELF/lto/thinlto-object-suffix-replace.ll
The file was modifiedllvm/test/ThinLTO/X86/personality-local.ll
The file was modifiedllvm/test/LTO/Resolution/X86/commons.ll
The file was modifiedllvm/test/ThinLTO/X86/deadstrip.ll
The file was modifiedllvm/test/LTO/X86/dllimport.ll
The file was modifiedllvm/test/LTO/X86/current-section.ll
The file was modifiedlld/test/ELF/lto/Inputs/thinlto_empty.ll
The file was modifiedlld/test/ELF/lto/codemodel.ll
The file was modifiedlld/test/ELF/lto/shlib-undefined.ll
The file was modifiedlld/test/COFF/Inputs/entry-mangled.ll
The file was modifiedlld/test/ELF/lto/timepasses.ll
The file was modifiedlld/test/ELF/lto/type-merge2.ll
The file was modifiedllvm/test/ThinLTO/X86/load-store-caching.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/crash_debuginfo.ll
The file was modifiedllvm/test/ThinLTO/X86/writeonly.ll
The file was modifiedclang/test/CodeGen/thinlto-distributed-backend-skip.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/referenced_by_constant.ll
The file was modifiedlld/test/COFF/Inputs/lto-comdat1.ll
The file was modifiedllvm/test/LTO/Resolution/X86/not-prevailing.ll
The file was modifiedllvm/test/ThinLTO/X86/empty-module.ll
The file was modifiedllvm/test/ThinLTO/X86/empty_module_with_cache.ll
The file was modifiedlld/test/ELF/lto/metadata.ll
The file was modifiedllvm/test/ThinLTO/X86/cfi-icall-only-defuse.ll
The file was modifiedlld/test/ELF/lto/Inputs/thinlto.ll
The file was modifiedllvm/test/ThinLTO/X86/export.ll
The file was modifiedlld/test/ELF/lto/libcall-archive.ll
The file was modifiedlld/test/ELF/lto/archive.ll
The file was modifiedlld/test/COFF/Inputs/bar.ll
The file was modifiedllvm/test/LTO/Resolution/X86/type-checked-load.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/strong_non_prevailing.ll
The file was modifiedllvm/test/ThinLTO/X86/devirt.ll
The file was modifiedllvm/test/ThinLTO/X86/pr35472.ll
The file was modifiedllvm/test/Transforms/PGOProfile/icp_vararg.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/mixed_lto.ll
The file was modifiedllvm/test/Transforms/PGOProfile/branch2.ll
The file was modifiedlld/test/ELF/lto/parallel-internalize.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/index-const-prop-cache-test2.ll
The file was modifiedlld/test/ELF/lto/Inputs/internalize-exportdyn.ll
The file was modifiedlld/test/ELF/lto/thinlto-index-file.ll
The file was modifiedllvm/test/tools/llvm-lto2/X86/pipeline.ll
The file was modifiedllvm/test/ThinLTO/X86/newpm-basic.ll
The file was modifiedllvm/test/Transforms/PGOProfile/indirect_call_annotation.ll
The file was modifiedllvm/test/Transforms/PGOProfile/thinlto_samplepgo_icp3.ll
The file was modifiedclang/test/CodeGen/target-data.c
The file was modifiedllvm/test/LTO/Resolution/X86/load-sample-prof-lto.ll
The file was modifiedlld/test/ELF/lto/common.ll
The file was modifiedllvm/test/LTO/Resolution/X86/symtab-elf.ll
The file was modifiedllvm/test/Transforms/PGOProfile/Inputs/thinlto_samplepgo_icp3.ll
The file was modifiedlld/test/ELF/lto/defsym.ll
The file was modifiedlld/test/ELF/lto/visibility.ll
The file was modifiedlld/test/ELF/lto/Inputs/cache.ll
The file was modifiedllvm/test/ThinLTO/X86/distributed_import.ll
The file was modifiedlld/test/ELF/lto/debugger-tune.ll
The file was modifiedllvm/test/ThinLTO/X86/alias_internal.ll
The file was modifiedllvm/test/ThinLTO/X86/local_name_conflict_var.ll
The file was modifiedlld/test/COFF/thinlto-archivecollision.ll
The file was modifiedlld/test/COFF/Inputs/weak-external.ll
The file was modifiedllvm/test/ThinLTO/X86/globals-import.ll
The file was modifiedllvm/test/Transforms/PGOProfile/comdat_internal.ll
The file was modifiedllvm/test/Transforms/PGOProfile/single_bb.ll
The file was modifiedlld/test/ELF/lto/relocatable.ll
The file was modifiedllvm/test/Transforms/PGOProfile/memop_size_opt_zero.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/appending-var-2.ll
The file was modifiedllvm/test/LTO/Resolution/X86/not-prevailing-alias.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/comdat-mixed-lto.ll
The file was modifiedlld/test/ELF/lto/opt-level.ll
The file was modifiedlld/test/ELF/lto/internalize-basic.ll
The file was modifiedlld/test/ELF/lto/linkonce.ll
The file was modifiedllvm/test/Transforms/PGOProfile/branch1.ll
The file was modifiedllvm/test/ThinLTO/X86/dicompositetype-unique2.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/funcimport-debug.ll
The file was modifiedllvm/test/ThinLTO/X86/nodevirt-nonpromoted-typeid.ll
The file was modifiedllvm/test/ThinLTO/X86/personality.ll
The file was modifiedllvm/test/ThinLTO/X86/weak_externals.ll
The file was modifiedllvm/test/LTO/Resolution/X86/not-prevailing-variables.ll
The file was modifiedlld/test/COFF/lib-module-asm.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/commons.ll
The file was modifiedllvm/test/Transforms/FunctionImport/comdat.ll
The file was modifiedlld/test/ELF/lto/common3.ll
The file was modifiedlld/test/ELF/lto/thinlto.ll
The file was modifiedllvm/test/LTO/Resolution/X86/setting-dso-local.ll
The file was modifiedllvm/test/ThinLTO/X86/cache-icall.ll
The file was modifiedllvm/test/ThinLTO/X86/index-const-prop.ll
The file was modifiedllvm/test/LTO/Resolution/X86/asm-output.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/index-const-prop.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/linkonce_aliasee_ref_import.ll
The file was modifiedllvm/test/Transforms/FunctionImport/Inputs/funcimport_var2.ll
The file was modifiedlld/test/ELF/lto/dynsym.ll
The file was modifiedllvm/test/ThinLTO/X86/cache-typeid-resolutions.ll
The file was modifiedlld/test/ELF/lto/sample-profile.ll
The file was modifiedlld/test/ELF/lto/start-lib.ll
The file was modifiedllvm/test/LTO/X86/private-symbol.ll
The file was modifiedllvm/test/Transforms/PGOProfile/memop_size_annotation.ll
The file was modifiedllvm/test/ThinLTO/X86/index-const-prop-O0.ll
The file was modifiedlld/test/ELF/lto/Inputs/common3.ll
The file was modifiedlld/test/ELF/lto/opt-remarks.ll
The file was modifiedllvm/test/LTO/Resolution/X86/comdat.ll
The file was modifiedlld/test/COFF/used-lto.ll
The file was modifiedlld/test/ELF/lto/relocation-model.ll
The file was modifiedllvm/test/LTO/Resolution/X86/mod-asm-used.ll
The file was modifiedllvm/test/Transforms/PGOProfile/unreachable_bb.ll
The file was modifiedlld/test/ELF/lto/Inputs/archive.ll
The file was modifiedllvm/test/Transforms/FunctionImport/not-prevailing.ll
The file was modifiedlld/test/ELF/lto/Inputs/weakodr-visibility.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/dot-dumper.ll
The file was modifiedlld/test/ELF/lto/Inputs/start-lib2.ll
The file was modifiedllvm/test/ThinLTO/X86/cache-config.ll
The file was modifiedlld/test/COFF/Inputs/msvclto-order-a.ll
The file was modifiedlld/test/ELF/lto/linkage.ll
The file was modifiedlld/test/ELF/lto/unnamed-addr-lib.ll
The file was modifiedllvm/test/LTO/Resolution/X86/alias.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/thinlto-internalize-used2.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/index-const-prop-comdat.ll
The file was modifiedllvm/test/ThinLTO/X86/cfi.ll
The file was modifiedllvm/test/Transforms/FunctionImport/funcimport_var.ll
The file was modifiedlld/test/COFF/Inputs/export.ll
The file was modifiedlld/test/ELF/lto/linkonce-odr.ll
The file was modifiedllvm/test/Transforms/PGOProfile/memcpy.ll
The file was modifiedllvm/test/Transforms/PGOProfile/statics_counter_naming.ll
The file was modifiedlld/test/COFF/guardcf-lto.ll
The file was modifiedlld/test/ELF/lto/discard-value-names.ll
The file was modifiedllvm/test/LTO/Resolution/X86/intrinsic.ll
The file was modifiedllvm/test/Transforms/PGOProfile/noreturncall.ll
The file was modifiedllvm/test/LTO/X86/disable-verify.ll
The file was modifiedlld/test/ELF/lto/common4.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/funcimport-tbaa.ll
The file was modifiedlld/test/ELF/lto/Inputs/linkonce.ll
The file was modifiedlld/test/ELF/lto/Inputs/thin2.ll
The file was modifiedllvm/test/Transforms/PGOProfile/landingpad.ll
The file was modifiedllvm/test/LTO/X86/triple-init2.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/cache-typeid-resolutions1.ll
The file was modifiedllvm/test/ThinLTO/X86/dicompositetype-unique.ll
The file was modifiedllvm/test/LTO/X86/diagnostic-handler-remarks.ll
The file was modifiedlld/test/ELF/lto/new-pass-manager.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/export.ll
The file was modifiedllvm/test/Transforms/PGOProfile/cspgo_profile_summary.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/globals-import-cf-baz.ll
The file was modifiedllvm/test/ThinLTO/X86/local_name_conflict.ll
The file was modifiedllvm/test/ThinLTO/X86/dot-dumper-full-lto.ll
The file was modifiedllvm/test/ThinLTO/X86/funcimport-tbaa.ll
The file was modifiedlld/test/COFF/thinlto-archives.ll
The file was modifiedllvm/test/Transforms/PGOProfile/indirectbr.ll
The file was modifiedlld/test/COFF/thinlto-prefix-replace.ll
The file was modifiedlld/test/COFF/Inputs/undefined-symbol-lto-b.ll
The file was modifiedllvm/test/LTO/Resolution/X86/comdat-mixed-lto.ll
The file was modifiedllvm/test/LTO/Resolution/X86/available-externally.ll
The file was modifiedlld/test/ELF/lto/thinlto-no-index.ll
The file was modifiedlld/test/ELF/lto/Inputs/type-merge2.ll
The file was modifiedlld/test/ELF/lto/drop-linkage.ll
The file was modifiedllvm/test/ThinLTO/X86/index-const-prop-dead.ll
The file was modifiedlld/test/ELF/lto/type-merge.ll
The file was modifiedlld/test/COFF/savetemps.ll
The file was modifiedllvm/test/LTO/X86/codemodel-2.ll
The file was modifiedllvm/test/ThinLTO/X86/callees-metadata.ll
The file was modifiedclang/test/CodeGen/thinlto-multi-module.ll
The file was modifiedllvm/test/ThinLTO/X86/tli-nobuiltin.ll
The file was modifiedlld/test/ELF/lto/irmover-error.ll
The file was modifiedlld/test/ELF/lto/unnamed-addr-comdat.ll
The file was modifiedllvm/test/LTO/Resolution/X86/lto-unit-check.ll
The file was modifiedllvm/test/ThinLTO/X86/globals-import-blockaddr.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/common2.ll
The file was modifiedlld/test/ELF/lto/undef.ll
The file was modifiedllvm/test/LTO/X86/strip-debug-info-no-call-loc.ll
The file was modifiedlld/test/ELF/lto/relax-relocs.ll
The file was modifiedllvm/test/LTO/X86/no-undefined-puts-when-implemented.ll
The file was modifiedclang/test/CodeGen/thinlto-distributed-cfi.ll
The file was modifiedlld/test/ELF/lto/Inputs/available-externally.ll
The file was modifiedllvm/test/LTO/X86/symver-asm.ll
The file was modifiedllvm/test/ThinLTO/X86/import_opaque_type.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/lazyload_metadata.ll
The file was modifiedlld/test/ELF/lto/irmover-warning.ll
The file was modifiedllvm/test/LTO/Resolution/X86/linker-redef-thin.ll
The file was modifiedllvm/test/Transforms/PGOProfile/Inputs/thinlto_samplepgo_icp2b.ll
The file was modifiedlld/test/ELF/lto/Inputs/internalize-undef.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/cache-import-lists2.ll
The file was modifiedlld/test/ELF/lto/linker-script-symbols-ipo.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/globals-import-blockaddr.ll
The file was modifiedlld/test/COFF/lto-icf.ll
The file was modifiedlld/test/ELF/lto/Inputs/archive-3.ll
The file was modifiedlld/test/ELF/lto/asmundef.ll
The file was modifiedllvm/test/ThinLTO/X86/index-const-prop-comdat.ll
The file was modifiedlld/test/COFF/lto-opt-level.ll
The file was modifiedlld/test/ELF/lto/mix-platforms.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/callees-metadata.ll
The file was modifiedllvm/test/ThinLTO/X86/writeonly2.ll
The file was modifiedllvm/test/LTO/X86/Inputs/type-mapping-bug2.ll
The file was modifiedllvm/test/Transforms/PGOProfile/thinlto_cspgo_use.ll
The file was modifiedllvm/test/LTO/Resolution/X86/Inputs/intrinsic.ll
The file was modifiedllvm/test/ThinLTO/X86/emit_imports.ll
The file was modifiedlld/test/ELF/lto/internalize-exportdyn.ll
The file was modifiedlld/test/ELF/lto/tls-mixed.ll
The file was modifiedlld/test/ELF/lto/wrap-1.ll
The file was modifiedlld/test/COFF/lto-lazy-reference.ll
The file was modifiedlld/test/ELF/lto/Inputs/lazy-internal.ll
The file was modifiedllvm/test/LTO/Resolution/X86/load-sample-prof-icp.ll
The file was modifiedllvm/test/ThinLTO/X86/autoupgrade.ll
The file was modifiedlld/test/ELF/lto/linker-script-symbols.ll
The file was modifiedllvm/test/ThinLTO/X86/funcimport-debug.ll
The file was modifiedllvm/test/Transforms/PGOProfile/thinlto_indirect_call_promotion.ll
The file was modifiedlld/test/ELF/lto/unnamed-addr.ll
The file was modifiedlld/test/ELF/lto/cpu-string.ll
The file was modifiedllvm/test/ThinLTO/X86/devirt-after-icp.ll
The file was modifiedllvm/test/Transforms/PGOProfile/thinlto_samplepgo_icp_droppeddead.ll
The file was modifiedllvm/test/LTO/Resolution/X86/link-odr-availextern.ll
The file was modifiedllvm/test/ThinLTO/X86/globals-import-const-fold.ll
The file was modifiedlld/test/ELF/lto/linker-script-symbols-assign.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/cfi-distributed.ll
The file was modifiedllvm/test/ThinLTO/X86/index-const-prop2.ll
The file was modifiedllvm/test/ThinLTO/X86/Inputs/dicompositetype-unique-alias.ll
The file was modifiedllvm/test/ThinLTO/X86/save_objects.ll
The file was modifiedlld/test/ELF/lto/wrap-2.ll
The file was modifiedllvm/test/Transforms/PGOProfile/diag_FE_profile.ll
The file was modifiedlld/test/ELF/lto/mix-platforms2.ll
The file was modifiedllvm/test/LTO/Resolution/X86/alias-alias.ll
The file was modifiedllvm/test/LTO/Resolution/X86/dead-strip-alias.ll
The file was modifiedlld/test/ELF/lto/keep-undefined.ll
The file was modifiedllvm/test/ThinLTO/X86/llvm.used.ll
The file was modifiedlld/test/COFF/thinlto-emit-imports.ll
Commit a6e0bef3124ba72d6631a99bbafb3da8ba17e8de by asbirlea
Update ReleaseNotes: add enabling of MemorySSA.
llvm-svn: 371569
The file was modifiedllvm/docs/ReleaseNotes.rst
Commit 2af5b193d5e51409e20b85b62efdf743069ebb31 by Jessica Paquette
[AArch64][GlobalISel] Support sibling calls with mismatched calling
conventions
Add support for sibcalling calls whose calling convention differs from
the caller's.
- Port over `CCState::resultsCombatible` from CallingConvLower.cpp into
CallLowering. This is used to verify that the way the caller and callee
CC
handle incoming arguments matches up.
- Add `CallLowering::analyzeCallResult`. This is basically a port of
`CCState::AnalyzeCallResult`, but using `ArgInfo` rather than
`ISD::InputArg`.
- Add `AArch64CallLowering::doCallerAndCalleePassArgsTheSameWay`. This
checks
that the calling conventions are compatible, and that the caller and
callee
preserve the same registers.
For testing:
- Update call-translator-tail-call.ll to show that we can now handle
this.
- Add a GISel line to tailcall-ccmismatch.ll to show that we will not
tail call
when the regmasks don't line up.
Differential Revision: https://reviews.llvm.org/D67361
llvm-svn: 371570
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/call-translator-tail-call.ll
The file was modifiedllvm/lib/Target/AArch64/AArch64CallLowering.h
The file was modifiedllvm/lib/CodeGen/GlobalISel/CallLowering.cpp
The file was modifiedllvm/test/CodeGen/AArch64/tailcall-ccmismatch.ll
The file was modifiedllvm/lib/Target/AArch64/AArch64CallLowering.cpp
The file was modifiedllvm/include/llvm/CodeGen/GlobalISel/CallLowering.h
Commit d40ddb9df26b4a8b5cf8ad7c920a9acccb98a13c by owenpiano
[clang-format] Apply BAS_AlwaysBreak to C++11 braced lists
See PR18455.
Differential Revision: https://reviews.llvm.org/D67395
llvm-svn: 371571
The file was modifiedclang/unittests/Format/FormatTest.cpp
The file was modifiedclang/lib/Format/ContinuationIndenter.cpp
Commit 469d42fcf6b674137c2406c506b6ab4141abcb44 by Jessica Paquette
[GlobalISel] When a tail call is emitted in a block, stop translating it
This fixes a crash in tail call translation caused by assume and
lifetime_end intrinsics.
It's possible to have instructions other than a return after a tail call
which will still have `Analysis::isInTailCallPosition` return true.
(Namely, lifetime_end and assume intrinsics.)
If we emit a tail call, we should stop translating instructions in the
block. Otherwise, we can end up emitting an extra return, or dead
instructions in general. This makes the verifier unhappy, and is
generally unfortunate for codegen.
This also removes the code from AArch64CallLowering that checks if we
have a tail call when lowering a return. This is covered by the new code
now.
Also update call-translator-tail-call.ll to show that we now properly
tail call in the presence of lifetime_end and assume.
Differential Revision: https://reviews.llvm.org/D67415
llvm-svn: 371572
The file was modifiedllvm/lib/Target/AArch64/AArch64CallLowering.cpp
The file was modifiedllvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
The file was modifiedllvm/include/llvm/CodeGen/GlobalISel/IRTranslator.h
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/call-translator-tail-call.ll
Commit f9cc0393b341220656bcb085de51247f2bec6692 by asbirlea
[MemorySSA] MemorySSA should not model debuginfo, and need not update
it.
Reverts the change in r371084, but keeps the test. After r371565,
debuginfo cannot be modelled in MemorySSA, even with a non-standard AA
pipeline.
llvm-svn: 371573
The file was modifiedllvm/lib/Transforms/Utils/BasicBlockUtils.cpp
Commit 0910a03bc25e72edf7bdc1e477419fcd366c4c4c by n54
Remove xfail NetBSD mark from ignored-interceptors-mmap.cpp
This test now passes.
llvm-svn: 371574
The file was modifiedcompiler-rt/test/tsan/ignored-interceptors-mmap.cpp
Commit 8b83f50c034d1a48785e233874f621106c6f22a3 by n54
Remove xfail i386 NetBSD mark in vptr-non-unique-typeinfo.cpp
This test passes now.
llvm-svn: 371575
The file was modifiedcompiler-rt/test/ubsan/TestCases/TypeCheck/vptr-non-unique-typeinfo.cpp
Commit f88f46358dbffa20af3b054a9346e5154789d50f by cyndy_ishida
[llvm-nm] Add tapi file support
Summary: This commit is the final one for adding tapi support to the
llvm-nm implementation. This commit also has accompanying tests the
additions to lib/Object
Reviewers: ributzka, steven_wu
Reviewed By: ributzka
Subscribers: hiraditya, plotfi, dexonsmith, rupprecht, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D66160
llvm-svn: 371576
The file was addedllvm/test/Object/Inputs/tapi-invalid-v3.tbd
The file was addedllvm/test/Object/nm-tapi.test
The file was modifiedllvm/include/llvm/TextAPI/MachO/Architecture.def
The file was addedllvm/test/Object/nm-tapi-invalids.test
The file was addedllvm/test/Object/Inputs/tapi-invalid-v1.tbd
The file was addedllvm/test/Object/Inputs/tapi-invalid-v2.tbd
The file was modifiedllvm/lib/TextAPI/MachO/TextStubCommon.cpp
The file was addedllvm/test/Object/Inputs/tapi-v1.tbd
The file was addedllvm/test/Object/Inputs/tapi-v2.tbd
The file was modifiedllvm/lib/Object/TapiFile.cpp
The file was modifiedllvm/include/llvm/Object/TapiFile.h
The file was modifiedllvm/lib/TextAPI/MachO/Architecture.cpp
The file was modifiedllvm/tools/llvm-nm/llvm-nm.cpp
The file was modifiedllvm/include/llvm/TextAPI/MachO/Architecture.h
The file was addedllvm/test/Object/Inputs/tapi-v3.tbd
Commit b2b0ccab2f76733679eeceecf31b21ebc1fe23ac by cyndy_ishida
[Object][TextAPI] NFC, fix tapi lit tests
FileCheck command had wrong casing, which works fine on macOS, repairs
the linux build bots
llvm-svn: 371577
The file was modifiedllvm/test/Object/nm-tapi-invalids.test
The file was modifiedllvm/test/Object/nm-tapi.test
Commit 9607f5d8020228eb90065eb6d0fb81bb0b98698e by Jan Korous
[clang-scan-deps][NFC] Fix tests - prevent FileCheck matching test dir
path
Differential Revision: https://reviews.llvm.org/D67379
llvm-svn: 371578
The file was modifiedclang/test/ClangScanDeps/Inputs/vfsoverlay_cdb.json
The file was modifiedclang/test/ClangScanDeps/symlink.cpp
The file was modifiedclang/test/ClangScanDeps/no-werror.cpp
The file was modifiedclang/test/ClangScanDeps/subframework_header_dir_symlink.m
The file was modifiedclang/test/ClangScanDeps/Inputs/regular_cdb.json
The file was modifiedclang/test/ClangScanDeps/Inputs/subframework_header_dir_symlink_cdb.json
The file was modifiedclang/test/ClangScanDeps/Inputs/no-werror.json
The file was modifiedclang/test/ClangScanDeps/error.cpp
The file was modifiedclang/test/ClangScanDeps/Inputs/symlink_cdb.json
The file was modifiedclang/test/ClangScanDeps/vfsoverlay.cpp
The file was modifiedclang/test/ClangScanDeps/header_stat_before_open.m
The file was modifiedclang/test/ClangScanDeps/regular_cdb.cpp
The file was modifiedclang/test/ClangScanDeps/Inputs/header_stat_before_open_cdb.json
Commit c856eb0b76b46efba6602f6fc8229ad2bf37ec1d by phosek
Revert "Adding support for overriding LLVM_ENABLE_RUNTIMES for runtimes
builds."
This reverts commit r371566: this doesn't correctly handle the case
where LLVM_ENABLE_RUNTIMES contains a list of values.
llvm-svn: 371579
The file was modifiedllvm/runtimes/CMakeLists.txt
Commit 068b3628149884ba3cbf98a843ac7b7297423d21 by dblaikie
Revert "llvm-reduce: Add pass to reduce parameters"
Looks to be failing on asan buildbots
This reverts commit r371567.
llvm-svn: 371580
The file was removedllvm/test/Reduce/Inputs/remove-args.py
The file was removedllvm/test/Reduce/remove-args.ll
The file was removedllvm/tools/llvm-reduce/deltas/ReduceArguments.h
The file was removedllvm/tools/llvm-reduce/deltas/ReduceArguments.cpp
The file was modifiedllvm/tools/llvm-reduce/CMakeLists.txt
The file was modifiedllvm/tools/llvm-reduce/DeltaManager.h
Commit 7b4237d3ccb6bb84d2d6d411b6bd654f1c932b52 by rnk
Emit -Wmicrosoft-enum-value warning instead of error in MS ABI
Summary: The first NFC change is to replace a getCXXABI().isMicrosoft()
check with getTriple().isWindowsMSVCEnvironment(). This code takes
effect in non-C++ compilations, so it doesn't make sense to check the
C++ ABI. In the MS ABI, enums are always considered to be "complete"
because the underlying type of an unfixed enum will always be 'int'.
This behavior was moved from -fms-compatibility to MS ABI back in
r249656.
The second change is functional, and it downgrades an error to a warning
when the MS ABI is used rather than only under -fms-compatibility. The
reasoning is that it's unreasonable for the following code to reject the
following code for all MS ABI targets with -fno-ms-compatibility:
enum Foo { Foo_Val = 0xDEADBEEF }; This is valid code for any other
target, but in the MS ABI, Foo_Val just happens to be negative. With
this change, clang emits a
-Wmicrosoft-enum-value warning on this code, but compiles it without
error.
Fixes PR38478
Reviewers: hans, rsmith, STL_MSFT
Subscribers: cfe-commits
Tags: #clang
Differential Revision: https://reviews.llvm.org/D67304
llvm-svn: 371581
The file was modifiedclang/lib/Sema/SemaDecl.cpp
The file was modifiedclang/test/Sema/MicrosoftCompatibility.c
Commit f0321c094d952ca10a18752d7ce5ae8946f53cb2 by Jason Molenda
Skip a test in TestProcessIO.py when running against ios devices.
llvm-svn: 371582
The file was modifiedlldb/packages/Python/lldbsuite/test/python_api/process/io/TestProcessIO.py
Commit 9b27586e83476dca7d1f9a2179c23fc72ff6911f by Jason Molenda
Ah, only skip this for embedded darwin targets.
llvm-svn: 371583
The file was modifiedlldb/packages/Python/lldbsuite/test/python_api/process/io/TestProcessIO.py
Commit 394a8ed8f1adb405b55eb5189620da4f62127ac7 by phosek
clang-misexpect: Profile Guided Validation of Performance Annotations in
LLVM
This patch contains the basic functionality for reporting potentially
incorrect usage of __builtin_expect() by comparing the developer's
annotation against a collected PGO profile. A more detailed proposal and
discussion appears on the CFE-dev mailing list
(http://lists.llvm.org/pipermail/cfe-dev/2019-July/062971.html) and a
prototype of the initial frontend changes appear here in D65300
We revised the work in D65300 by moving the misexpect check into the
LLVM backend, and adding support for IR and sampling based profiles, in
addition to frontend instrumentation.
We add new misexpect metadata tags to those instructions directly
influenced by the llvm.expect intrinsic (branch, switch, and select)
when lowering the intrinsics. The misexpect metadata contains
information about the expected target of the intrinsic so that we can
check against the correct PGO counter when emitting diagnostics, and the
compiler's values for the LikelyBranchWeight and UnlikelyBranchWeight.
We use these branch weight values to determine when to emit the
diagnostic to the user.
A future patch should address the comment at the top of
LowerExpectIntrisic.cpp to hoist the LikelyBranchWeight and
UnlikelyBranchWeight values into a shared space that can be accessed
outside of the LowerExpectIntrinsic pass. Once that is done, the
misexpect metadata can be updated to be smaller.
In the long term, it is possible to reconstruct portions of the
misexpect metadata from the existing profile data. However, we have
avoided this to keep the code simple, and because some kind of metadata
tag will be required to identify which branch/switch/select instructions
are influenced by the use of llvm.expect
Patch By: paulkirth Differential Revision:
https://reviews.llvm.org/D66324
llvm-svn: 371584
The file was modifiedllvm/lib/IR/DiagnosticInfo.cpp
The file was addedclang/test/Profile/Inputs/misexpect-switch.proftext
The file was addedclang/test/Profile/misexpect-branch.c
The file was addedclang/test/Profile/misexpect-switch-default.c
The file was addedllvm/test/Transforms/PGOProfile/misexpect-switch-default.ll
The file was addedclang/test/Profile/misexpect-switch-only-default-case.c
The file was modifiedllvm/lib/Transforms/Utils/CMakeLists.txt
The file was addedclang/test/Profile/Inputs/misexpect-branch-nonconst-expect-arg.proftext
The file was addedllvm/test/Transforms/PGOProfile/misexpect-branch-stripped.ll
The file was addedclang/test/Profile/Inputs/misexpect-switch-nonconst.proftext
The file was addedclang/test/Profile/misexpect-switch.c
The file was modifiedllvm/include/llvm/IR/MDBuilder.h
The file was addedllvm/lib/Transforms/Utils/MisExpect.cpp
The file was modifiedllvm/test/Transforms/LowerExpectIntrinsic/basic.ll
The file was modifiedclang/lib/CodeGen/CodeGenAction.cpp
The file was addedclang/test/Profile/misexpect-branch-cold.c
The file was addedllvm/test/Transforms/PGOProfile/Inputs/misexpect-branch-correct.proftext
The file was addedclang/test/Profile/misexpect-branch-unpredictable.c
The file was modifiedllvm/test/ThinLTO/X86/lazyload_metadata.ll
The file was addedclang/test/Profile/Inputs/misexpect-switch-default-only.proftext
The file was modifiedllvm/lib/Transforms/Scalar/LowerExpectIntrinsic.cpp
The file was addedllvm/include/llvm/Transforms/Utils/MisExpect.h
The file was modifiedclang/lib/Frontend/CompilerInvocation.cpp
The file was addedllvm/test/Transforms/PGOProfile/Inputs/misexpect-switch-correct.proftext
The file was modifiedllvm/include/llvm/IR/FixedMetadataKinds.def
The file was addedllvm/test/Transforms/PGOProfile/misexpect-branch.ll
The file was addedclang/test/Profile/misexpect-switch-nonconst.c
The file was modifiedclang/include/clang/Basic/DiagnosticGroups.td
The file was addedclang/test/Profile/Inputs/misexpect-branch.proftext
The file was addedllvm/test/Transforms/PGOProfile/Inputs/misexpect-switch.proftext
The file was addedllvm/test/Transforms/PGOProfile/misexpect-branch-unpredictable.ll
The file was modifiedllvm/lib/IR/MDBuilder.cpp
The file was modifiedllvm/lib/Transforms/Instrumentation/PGOInstrumentation.cpp
The file was addedclang/test/Profile/Inputs/misexpect-switch-default.proftext
The file was addedclang/test/Profile/misexpect-branch-nonconst-expected-val.c
The file was addedllvm/test/Transforms/PGOProfile/misexpect-branch-correct.ll
The file was addedllvm/test/Transforms/PGOProfile/misexpect-switch.ll
The file was modifiedllvm/lib/Transforms/IPO/SampleProfile.cpp
The file was addedllvm/test/Transforms/PGOProfile/Inputs/misexpect-branch.proftext
The file was addedcompiler-rt/lib/profile/xxhash.h
The file was modifiedllvm/include/llvm/IR/DiagnosticInfo.h
The file was addedcompiler-rt/lib/profile/xxhash.c
The file was modifiedclang/include/clang/Basic/DiagnosticFrontendKinds.td
Commit 56a34f4541cb6ca70f41f6229911894db18ff113 by maskray
[llvm-nm] Fix -DBUILD_SHARED_LIBS=ON builds after D66160/r371576
llvm-svn: 371585
The file was modifiedllvm/tools/llvm-nm/CMakeLists.txt
Commit 9ca1b94a6d3f491f26ccbeacf910342e6861fc7f by maskray
[CodeGen] Add alias for cpu_dispatch function with IFunc & Fix resolver
linkage type
Multi-versioned functions defined by cpu_dispatch and implemented with
IFunc can not be called outside the translation units where they are
defined due to lack of symbols. This patch add function aliases for
these functions and thus make them visible outside.
Differential Revision: https://reviews.llvm.org/D67058 Patch by Senran
Zhang
llvm-svn: 371586
The file was modifiedclang/test/CodeGenCXX/attr-target-mv-diff-ns.cpp
The file was modifiedclang/test/CodeGen/attr-target-mv-func-ptrs.c
The file was modifiedclang/test/CodeGen/attr-target-mv.c
The file was modifiedclang/test/CodeGenCXX/attr-target-mv-out-of-line-defs.cpp
The file was modifiedclang/test/CodeGenCXX/attr-target-mv-overloads.cpp
The file was modifiedclang/test/CodeGen/attr-target-mv-va-args.c
The file was modifiedclang/test/CodeGenCXX/attr-target-mv-inalloca.cpp
The file was modifiedclang/lib/CodeGen/CodeGenModule.cpp
The file was modifiedclang/test/CodeGen/attr-cpuspecific.c
The file was modifiedclang/test/CodeGenCXX/attr-target-mv-modules.cpp
The file was modifiedclang/test/CodeGenCXX/attr-cpuspecific.cpp
The file was modifiedclang/test/CodeGenCXX/attr-target-mv-member-funcs.cpp
Commit 6b1c6c1287dc1bb4511687d2795d00046a804572 by a.v.lapshin
[Debuginfo][Instcombiner] Do not clone dbg.declare.
TryToSinkInstruction() has a bug: While updating debug info for sunk
instruction, it could clone dbg.declare intrinsic. That is wrong. There
could be only one dbg.declare. The fix is to not clone dbg.declare
intrinsic and to update it`s arguments, to not to point to sunk
instruction.
Differential Revision: https://reviews.llvm.org/D67217
llvm-svn: 371587
The file was addedllvm/test/Transforms/InstCombine/do-not-clone-dbg-declare.ll
The file was modifiedllvm/lib/Transforms/InstCombine/InstructionCombining.cpp
Commit 2aace1ea226eb0517f48890066c7851c8f03e3c8 by maskray
[ELF][test] Make tests more tolerant to exact symbol addresses
llvm-svn: 371588
The file was modifiedlld/test/ELF/x86-64-plt-high-addr.s
The file was modifiedlld/test/ELF/undef-with-plt-addr.s
The file was modifiedlld/test/ELF/relocation-copy-relro.s
The file was modifiedlld/test/ELF/tls-opt.s
The file was modifiedlld/test/ELF/relocation-copy-flags.s
The file was modifiedlld/test/ELF/ztext.s
The file was modifiedlld/test/ELF/x86-64-plt.s
The file was modifiedlld/test/ELF/x86-64-gotpc-relax-nopic.s
The file was modifiedlld/test/ELF/x86-64-tls-gdie.s
Commit 37367646578735c1bd453f959dd7696e2a41d621 by uenoku.tokotoko
[Attributor][Fix] Manifest nocapture only in CSArgument or Argument
Summary: We can query to Attributor whether the value is captured in the
scope or not on the following way:
```
   const auto & NoCapAA = A.getAAFor<AANoCapture>(*this,
IRPosition::value(V));
``` And if V is CallSiteReturned then `getDeducedAttribute` will add
`nocatpure` to the callsite returned value. It is not valid. This patch
checks the position is an argument or call site argument.
This is tested in D67286.
Reviewers: jdoerfert, sstefan1
Reviewed By: jdoerfert
Subscribers: hiraditya, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67342
llvm-svn: 371589
The file was modifiedllvm/lib/Transforms/IPO/Attributor.cpp
Commit 1d68ed8c24e34231ba495c6ea2823c3eb1d90e85 by uenoku.tokotoko
[Attributor] Implement "noalias" callsite argument deduction
Summary: Now, `nocapture` is deduced in Attributor therefore, this patch
introduces deduction for `noalias` callsite argument using `nocapture`.
Reviewers: jdoerfert, sstefan1
Reviewed By: jdoerfert
Subscribers: lebedev.ri, hiraditya, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67286
llvm-svn: 371590
The file was modifiedllvm/lib/Transforms/IPO/Attributor.cpp
The file was modifiedllvm/test/Transforms/FunctionAttrs/noalias_returned.ll
Commit 27f2b81b6b72e10b7534abfcbf3249f99fab3bd4 by maskray
[llvm-objcopy] Simplify --prefix-alloc-sections
Handle --prefix-alloc-sections after --rename-sections so that
--prefix-alloc-sections code does not have to check if renaming has been
performed.
Reviewed By: jhenderson
Differential Revision: https://reviews.llvm.org/D66931
llvm-svn: 371591
The file was modifiedllvm/tools/llvm-objcopy/ELF/ELFObjcopy.cpp
Commit c26b3940c3207597b98bbe5331b886155b4441a9 by tpr.llvm
[TLI][AMDGPU] AMDPAL does not have library functions
Configure TLI to say that r600/amdgpu does not have any library
functions, such that InstCombine does not do anything like turn sin/cos
into the library function @tan with sufficient fast math flags.
Differential Revision: https://reviews.llvm.org/D67406
Change-Id: I02f907d3e64832117ea9800e9f9285282856e5df llvm-svn: 371592
The file was addedllvm/test/Transforms/InstCombine/AMDGPU/tan.ll
The file was modifiedllvm/lib/Analysis/TargetLibraryInfo.cpp
Commit 6b9df910d04fae62dacc22c1c84f66c0f126cde0 by maskray
[LTO] Avoid calling GlobalValue::getGUID (MD5) twice
llvm-svn: 371593
The file was modifiedllvm/lib/LTO/LTO.cpp
Commit 17ea9b463c66a6a9e978e87b9363c24e8e7e6e42 by sam.parker
[NFC][ARM] Add and modify tests
Add test for ParallelDSP.
llvm-svn: 371594
The file was modifiedllvm/test/CodeGen/ARM/ParallelDSP/unroll-n-jam-smlad.ll
The file was addedllvm/test/CodeGen/ARM/ParallelDSP/complex_dot_prod.ll
Commit e4961218fd5b9bb36810b8dc05481f29068dbbdd by flo
[LoopInterchange] Properly move condition, induction increment and ops
to latch.
Currently we only rely on the induction increment to come before the
condition to ensure the required instructions get moved to the new
latch.
This patch duplicates and moves the required instructions to the newly
created latch. We move the condition to the end of the new block, then
process its operands. We stop at operands that are defined outside the
loop, or are the induction PHI.
We duplicate the instructions and update the uses in the moved
instructions, to ensure other users remain intact. See the added test2
for such an example.
Reviewers: efriedma, mcrosier
Reviewed By: efriedma
Differential Revision: https://reviews.llvm.org/D67367
llvm-svn: 371595
The file was modifiedllvm/test/Transforms/LoopInterchange/interchangeable.ll
The file was modifiedllvm/test/Transforms/LoopInterchange/perserve-lcssa.ll
The file was modifiedllvm/lib/Transforms/Scalar/LoopInterchange.cpp
The file was modifiedllvm/test/Transforms/LoopInterchange/phi-ordering.ll
The file was addedllvm/test/Transforms/LoopInterchange/pr43176-move-to-new-latch.ll
The file was modifiedllvm/test/Transforms/LoopInterchange/reductions-across-inner-and-outer-loop.ll
Commit b250d5ff5e7c5ebd9f3f5da6776ffc91cd01c614 by dave
[LLDB] Do not try to canonicalize gethostname() result
This code is trying too hard and failing. Either the result of
gethostname() is canonical or it is not. If it is not, then trying to
canonicalize it is – for various reasons – a lost cause. For example, a
given machine might have multiple network interfaces with multiple
addresses per interface, each with a different canonical name.
Separably, the result of HostInfoPosix::GetHostname() and latency
thereof shouldn't depend on whether networking is up or down or what
network the machine happened to be attached to at any given moment (like
a laptop that travels between work and home).
https://reviews.llvm.org/D67230
llvm-svn: 371596
The file was modifiedlldb/source/Host/posix/HostInfoPosix.cpp
Commit 73ec745793acdddc505610ae6a1087ada3140ef2 by diogo.sampaio
[ARM] Take into account -mcpu and -mfpu options while handling 'crypto'
feature
Submittin in behalf of krisb (Kristina Bessonova)
<ch.bessonova@gmail.com>
Summary:
'+crypto' means '+aes' and '+sha2' for arch >= ARMv8 when they were not
disabled explicitly. But this is correctly handled only in case of
'-march' option, though the feature may also be specified through the
'-mcpu' or '-mfpu' options. In the following example:
  $ clang -mcpu=cortex-a57 -mfpu=crypto-neon-fp-armv8
'aes' and 'sha2' are disabled that is quite unexpected:
  $ clang -cc1 -triple armv8--- -target-cpu cortex-a57
   <...> -target-feature -sha2 -target-feature -aes -target-feature
+crypto
This exposed by https://reviews.llvm.org/D63936 that makes the 'aes' and
'sha2' features disabled by default.
So, while handling the 'crypto' feature we need to take into account:
- a CPU name, as it provides the information about architecture
   (if no '-march' option specified),
- features, specified by the '-mcpu' and '-mfpu' options.
Reviewers: SjoerdMeijer, ostannard, labrinea, dnsampaio
Reviewed By: dnsampaio
Subscribers: ikudrin, javed.absar, kristof.beyls, cfe-commits
Tags: #clang
Differential Revision: https://reviews.llvm.org/D66018
Author: krisb llvm-svn: 371597
The file was modifiedclang/test/Driver/arm-features.c
The file was modifiedclang/include/clang/Basic/DiagnosticDriverKinds.td
The file was modifiedclang/lib/Driver/ToolChains/Arch/ARM.cpp
Commit 57256af307ab7bdf42c47da019a1a288b9f9451a by gribozavr
Revert "clang-misexpect: Profile Guided Validation of Performance
Annotations in LLVM"
This reverts commit r371584. It introduced a dependency from compiler-rt
to llvm/include/ADT, which is problematic for multiple reasons.
One is that it is a novel dependency edge, which needs cross-compliation
machinery for llvm/include/ADT (yes, it is true that right now
compiler-rt included only header-only libraries, however, if we allow
compiler-rt to depend on anything from ADT, other libraries will
eventually get used).
Secondly, depending on ADT from compiler-rt exposes ADT symbols from
compiler-rt, which would cause ODR violations when Clang is built with
the profile library.
llvm-svn: 371598
The file was removedllvm/include/llvm/Transforms/Utils/MisExpect.h
The file was removedllvm/lib/Transforms/Utils/MisExpect.cpp
The file was removedclang/test/Profile/Inputs/misexpect-branch.proftext
The file was removedllvm/test/Transforms/PGOProfile/Inputs/misexpect-switch-correct.proftext
The file was removedclang/test/Profile/Inputs/misexpect-branch-nonconst-expect-arg.proftext
The file was removedclang/test/Profile/Inputs/misexpect-switch-default.proftext
The file was removedclang/test/Profile/misexpect-switch-only-default-case.c
The file was modifiedllvm/lib/Transforms/IPO/SampleProfile.cpp
The file was modifiedllvm/lib/Transforms/Instrumentation/PGOInstrumentation.cpp
The file was removedclang/test/Profile/misexpect-branch-nonconst-expected-val.c
The file was removedclang/test/Profile/misexpect-switch-nonconst.c
The file was modifiedllvm/include/llvm/IR/MDBuilder.h
The file was removedllvm/test/Transforms/PGOProfile/misexpect-branch-stripped.ll
The file was removedllvm/test/Transforms/PGOProfile/Inputs/misexpect-branch-correct.proftext
The file was removedcompiler-rt/lib/profile/xxhash.c
The file was modifiedclang/lib/Frontend/CompilerInvocation.cpp
The file was removedclang/test/Profile/misexpect-switch-default.c
The file was removedclang/test/Profile/Inputs/misexpect-switch-nonconst.proftext
The file was removedclang/test/Profile/misexpect-branch-cold.c
The file was removedllvm/test/Transforms/PGOProfile/Inputs/misexpect-branch.proftext
The file was removedllvm/test/Transforms/PGOProfile/misexpect-branch.ll
The file was modifiedllvm/include/llvm/IR/DiagnosticInfo.h
The file was modifiedllvm/include/llvm/IR/FixedMetadataKinds.def
The file was removedclang/test/Profile/misexpect-branch.c
The file was modifiedllvm/test/Transforms/LowerExpectIntrinsic/basic.ll
The file was modifiedclang/include/clang/Basic/DiagnosticGroups.td
The file was modifiedllvm/lib/IR/MDBuilder.cpp
The file was modifiedllvm/lib/Transforms/Utils/CMakeLists.txt
The file was removedclang/test/Profile/misexpect-switch.c
The file was removedllvm/test/Transforms/PGOProfile/misexpect-branch-correct.ll
The file was removedcompiler-rt/lib/profile/xxhash.h
The file was modifiedclang/include/clang/Basic/DiagnosticFrontendKinds.td
The file was modifiedllvm/lib/Transforms/Scalar/LowerExpectIntrinsic.cpp
The file was modifiedclang/lib/CodeGen/CodeGenAction.cpp
The file was removedclang/test/Profile/misexpect-branch-unpredictable.c
The file was removedllvm/test/Transforms/PGOProfile/Inputs/misexpect-switch.proftext
The file was removedclang/test/Profile/Inputs/misexpect-switch.proftext
The file was removedllvm/test/Transforms/PGOProfile/misexpect-switch.ll
The file was modifiedllvm/lib/IR/DiagnosticInfo.cpp
The file was removedllvm/test/Transforms/PGOProfile/misexpect-branch-unpredictable.ll
The file was modifiedllvm/test/ThinLTO/X86/lazyload_metadata.ll
The file was removedclang/test/Profile/Inputs/misexpect-switch-default-only.proftext
The file was removedllvm/test/Transforms/PGOProfile/misexpect-switch-default.ll
Commit 3a4781bbf4f39a25562b4c61c9a9ab2483a96b41 by kkleine
[LLDB][ELF] Load both, .symtab and .dynsym sections
Summary: This change ensures that the .dynsym section will be parsed
even when there's already is a .symtab.
It is motivated because of minidebuginfo
(https://sourceware.org/gdb/current/onlinedocs/gdb/MiniDebugInfo.html#MiniDebugInfo).
There it says:
    Keep all the function symbols not already in the dynamic symbol
table.
That means the .symtab embedded inside the .gnu_debugdata does NOT
contain the symbols from .dynsym. But in order to put a breakpoint on
all symbols we need to load both. I hope this makes sense.
My other patch D66791 implements support for minidebuginfo, that's why I
need this change.
Reviewers: labath, espindola, alexshap
Subscribers: JDevlieghere, emaste, arichardson, MaskRay, lldb-commits
Tags: #lldb
Differential Revision: https://reviews.llvm.org/D67390
llvm-svn: 371599
The file was addedlldb/lit/Modules/ELF/Inputs/load-symtab-and-dynsym.c
The file was modifiedlldb/source/Plugins/ObjectFile/ELF/ObjectFileELF.cpp
The file was addedlldb/lit/Modules/ELF/load-from-dynsym-alone.test
The file was modifiedlldb/lit/helper/toolchain.py
The file was addedlldb/lit/Modules/ELF/Inputs/load-from-dynsym-alone.c
The file was addedlldb/lit/Modules/ELF/load-symtab-and-dynsym.test
Commit 813f05915d29904878d926f9849ca3dbe78096af by kkleine
[LLDB][ELF] Fixup for comments in D67390
llvm-svn: 371600
The file was modifiedlldb/lit/Modules/ELF/load-symtab-and-dynsym.test
The file was modifiedlldb/source/Plugins/ObjectFile/ELF/ObjectFileELF.cpp
The file was modifiedlldb/lit/Modules/ELF/load-from-dynsym-alone.test
Commit e79381c3f7a6da15dc632ecf02ab38805bf2761a by flo
[LoopInterchange] Drop unused splitInnerLoopHeader declaration.
llvm-svn: 371601
The file was modifiedllvm/lib/Transforms/Scalar/LoopInterchange.cpp
Commit 4dae283cd3e74f0ccacac14b3080a321cee740b3 by david.bolvansky
[InstCombine] Fixed handling of isOpNewLike (PR11748)
llvm-svn: 371602
The file was modifiedllvm/lib/Transforms/InstCombine/InstCombineCalls.cpp
The file was modifiedllvm/test/Transforms/InstCombine/deref-alloc-fns.ll
Commit 57ebb50a0ad4585976b55a81e76657cad5d27bef by david.bolvansky
[NFC] Fixed test
llvm-svn: 371603
The file was modifiedllvm/test/Transforms/InstCombine/malloc-free-delete.ll
Commit af5ba2873f5e9cd5c64d59fd3f13546815ab7fc1 by david.bolvansky
[NFC] Updated objsize-64.ll test
llvm-svn: 371604
The file was modifiedllvm/test/Transforms/InstCombine/objsize-64.ll
Commit 3240ad4ced0d3223149b72a4fc2a4d9b67589427 by david.bolvansky
[Diagnostics] Add -Wsizeof-array-div
Summary: Clang version of https://www.viva64.com/en/examples/v706/
Reviewers: rsmith
Differential Revision: https://reviews.llvm.org/D67287
llvm-svn: 371605
The file was modifiedclang/include/clang/Basic/DiagnosticSemaKinds.td
The file was addedclang/test/Sema/div-sizeof-array.cpp
The file was modifiedclang/lib/Sema/SemaExpr.cpp
Commit e0d9a0bd59d8ece9662c4ad618398ddcfec8d93f by llvm-dev
Fix -Wdocumentation warning - void function doesn't need a @returns.
NFCI.
llvm-svn: 371606
The file was modifiedllvm/tools/llvm-reduce/deltas/ReduceMetadata.cpp
Commit d811d9115b0b2d004a568e8ebdb37ba0ea6397d1 by simon
[mips][msa] Fix infinite loop for mips.nori.b intrinsic
When value of immediate in `mips.nori.b` is 255 (which has all ones in
binary form as 8bit integer) DAGCombiner and Legalizer would fall in an
infinite loop. DAGCombiner would try to simplify `or %value, -1` by
turning `%value` into UNDEF. Legalizer will turn it back into
`Constant<0>` which would then be again turned into UNDEF by
DAGCombiner. To avoid this loop we make UNDEF legal for MSA int types on
Mips.
Patch by Mirko Brkusanin.
Differential Revision: https://reviews.llvm.org/D67280
llvm-svn: 371607
The file was modifiedllvm/lib/Target/Mips/MipsSEISelLowering.cpp
The file was modifiedllvm/test/CodeGen/Mips/cconv/vector.ll
The file was addedllvm/test/CodeGen/Mips/msa/nori.b.ll
The file was modifiedllvm/test/CodeGen/Mips/msa/2r_vector_scalar.ll
Commit 48904e9452de81375bd55d830d08e51cc8f2ec7e by gchatelet
[Alignment] Use llvm::Align in MachineFunction and TargetLowering -
fixes mir parsing
Summary: This catches malformed mir files which specify alignment as
log2 instead of pow2. See https://reviews.llvm.org/D65945 for reference,
This is patch is part of a series to introduce an Alignment type. See
this thread for context:
http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html See this
patch for the introduction of the type: https://reviews.llvm.org/D64790
Reviewers: courbet
Subscribers: MatzeB, qcolombet, dschuff, arsenm, sdardis, nemanjai,
jvesely, nhaehnle, hiraditya, kbarton, asb, rbar, johnrusso, simoncook,
apazos, sabuasal, niosHD, jrtc27, MaskRay, zzheng, edward-jones,
atanasyan, rogfer01, MartinMosbeck, brucehoult, the_o, PkmX, jocewei,
jsji, Petar.Avramovic, asbirlea, s.egerton, pzheng, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67433
llvm-svn: 371608
The file was modifiedllvm/lib/Target/SystemZ/SystemZLongBranch.cpp
The file was modifiedllvm/test/DebugInfo/MIR/X86/livedebugvalues-limit.mir
The file was modifiedllvm/test/CodeGen/AArch64/branch-relax-block-size.mir
The file was modifiedllvm/lib/Target/Mips/MipsConstantIslandPass.cpp
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/float_constants.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalizer-combiner-zext-trunc-crash.mir
The file was modifiedllvm/test/CodeGen/ARM/fp16-litpool-thumb.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh_shrinkwrap.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-ext.mir
The file was modifiedllvm/test/CodeGen/AArch64/irg-nomem.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-div.mir
The file was modifiedllvm/test/DebugInfo/X86/dw_op_minus.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/mul.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/invert-br-undef-vcc.mir
The file was modifiedllvm/test/CodeGen/SystemZ/regalloc-GR128-02.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-memop-scalar-32.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/jump_table_and_brjt.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/smem-no-clause-coalesced.mir
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-read.mir
The file was modifiedllvm/test/CodeGen/MIR/X86/fixed-stack-di.mir
The file was modifiedllvm/test/CodeGen/Thumb2/mve-vpt-block3.mir
The file was modifiedllvm/test/DebugInfo/MIR/ARM/split-superreg.mir
The file was modifiedllvm/test/CodeGen/PowerPC/shrink-wrap.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/live-debug-values-restore.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-ext-x86-64.mir
The file was modifiedllvm/test/CodeGen/X86/limit-split-cost.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/gloal_address.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/prelegalizercombiner-extending-loads-s1.mir
The file was modifiedllvm/test/CodeGen/Mips/longbranch/branch-limits-int-mips64r6.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-fsub-scalar.mir
The file was modifiedllvm/test/CodeGen/Thumb2/mve-vpt-block7.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/regbank-nearbyint.mir
The file was modifiedllvm/test/CodeGen/SystemZ/cond-move-04.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/fsqrt.mir
The file was modifiedllvm/test/CodeGen/MIR/X86/branch-folder-with-label.mir
The file was modifiedllvm/test/CodeGen/X86/avoid-sfb-g-no-change3.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-GV.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/limit-coalesce.mir
The file was modifiedllvm/test/CodeGen/ARM/cmp2-peephole-thumb.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-udiv.mir
The file was modifiedllvm/test/CodeGen/AArch64/dont-shrink-wrap-stack-mayloadorstore.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-pos-size.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-ext.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-fpext-scalar.mir
The file was modifiedllvm/lib/Target/Mips/MipsAsmPrinter.cpp
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/opt-fold-compare.mir
The file was modifiedllvm/test/CodeGen/X86/lea-opt-with-debug.mir
The file was modifiedllvm/test/CodeGen/SystemZ/cond-move-08.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-memop-scalar-unordered.mir
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-while.mir
The file was modifiedllvm/test/CodeGen/Mips/compactbranches/compact-branch-implicit-def.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-sin.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-pos-size.mir
The file was modifiedllvm/lib/Target/ARM/ARMConstantIslandPass.cpp
The file was modifiedllvm/test/CodeGen/Mips/unaligned-memops-mapping.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-merge-vec512.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-pos.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/regbankselect-AVX2.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/jump_table_and_brjt.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/fence.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-memop-v128.mir
The file was modifiedllvm/test/DebugInfo/AArch64/asan-stack-vars.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/phi.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-mul-v256.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-size.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/regbank-fma.mir
The file was modifiedllvm/test/CodeGen/PowerPC/tls_get_addr_fence1.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/constants.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-legalize-srem.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh7.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/regbank-extract.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/machine-cse-mid-pipeline.mir
The file was modifiedllvm/test/DebugInfo/MIR/ARM/split-superreg-piece.mir
The file was modifiedllvm/test/CodeGen/ARM/misched-int-basic.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/fence.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-bswap.mir
The file was modifiedllvm/test/CodeGen/ARM/ifcvt-diamond-unanalyzable-common.mir
The file was modifiedllvm/test/CodeGen/SystemZ/fp-conv-17.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-lshr-scalar.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/inttoptr_and_ptrtoint.mir
The file was modifiedllvm/test/CodeGen/SystemZ/debuginstr-00.mir
The file was modifiedllvm/test/CodeGen/Thumb2/mve-vpt-block8.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/constants.mir
The file was modifiedllvm/test/CodeGen/X86/regalloc-copy-hints.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-select-fptosi.mir
The file was modifiedllvm/test/CodeGen/Mips/mirparser/target-flags-static-tls.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/merge-load-store-physreg.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/localizer-in-O0-pipeline.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/regbankselect-unmerge-vec.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-block-addr.mir
The file was modifiedllvm/test/CodeGen/MIR/PowerPC/peephole-miscompile-extswsli.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/live-debug-values-reg-copy.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-mul-v512.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-log10.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/float_args.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh5.mir
The file was modifiedllvm/test/CodeGen/X86/leaFixup32.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-copy.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-unmerge.mir
The file was modifiedllvm/test/CodeGen/SystemZ/subregliveness-06.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-and-scalar.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-xor-scalar.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-fcmp.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/inttoptr_and_ptrtoint.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/store.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh8.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-with-no-legality-check.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/select.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-legalize-ptrtoint.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-shl-scalar.mir
The file was modifiedllvm/test/CodeGen/AArch64/reverse-csr-restore-seq.mir
The file was modifiedllvm/test/CodeGen/Hexagon/early-if-conv-lifetime.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aantidep-def-ec.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-phi.mir
The file was modifiedllvm/test/CodeGen/X86/block-placement.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-size.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/sitofp_and_uitofp.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-srem.mir
The file was modifiedllvm/test/CodeGen/PowerPC/expand-isel-8.mir
The file was modifiedllvm/test/CodeGen/SystemZ/subregliveness-07.mir
The file was modifiedllvm/test/CodeGen/Mips/micromips-eva.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-unmerge-vec256.mir
The file was modifiedllvm/test/CodeGen/PowerPC/rlwinm_rldicl_to_andi.mir
The file was modifiedllvm/test/CodeGen/SystemZ/debuginstr-cgp.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-extract-vec512.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-nearbyint.mir
The file was modifiedllvm/test/CodeGen/X86/avoid-sfb-g-no-change.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-frint.mir
The file was modifiedllvm/test/CodeGen/X86/sjlj-shadow-stack-liveness.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/empty-inline.mir
The file was modifiedllvm/lib/Target/ARM/ARMBasicBlockInfo.cpp
The file was modifiedllvm/test/CodeGen/AMDGPU/couldnt-join-subrange-3.mir
The file was modifiedllvm/test/CodeGen/Mips/longbranch/branch-limits-int-mipsr6.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh6.mir
The file was modifiedllvm/test/CodeGen/AArch64/aarch64-vector-pcs.mir
The file was modifiedllvm/test/CodeGen/ARM/misched-int-basic-thumb2.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-select-srem.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-add-v128.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-select.mir
The file was modifiedllvm/test/CodeGen/Thumb/PR36658.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-cos.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/regbank-intrinsic-trunc.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-sub-v256.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/merge-load-store.mir
The file was modifiedllvm/test/CodeGen/MIR/AArch64/swp.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-ctlz.mir
The file was modifiedllvm/test/CodeGen/Hexagon/early-if-predicator.mir
The file was modifiedllvm/test/CodeGen/Thumb2/mve-vpt-block5.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/sitofp_and_uitofp.mir
The file was modifiedllvm/test/CodeGen/X86/implicit-null-chk-reg-rewrite.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-pos.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-pos-size.mir
The file was modifiedllvm/test/CodeGen/Hexagon/regalloc-bad-undef.mir
The file was modifiedllvm/test/CodeGen/PowerPC/collapse-rotates.mir
The file was modifiedllvm/test/CodeGen/ARM/dbg-range-extension.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-insert-vec256.mir
The file was modifiedllvm/test/CodeGen/ARM/ARMLoadStoreDBG.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/global_address.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-int-ext.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-sub-v512.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-lshr-scalar.mir
The file was modifiedllvm/test/CodeGen/X86/avoid-sfb-g-no-change2.mir
The file was modifiedllvm/test/CodeGen/PowerPC/remove-implicit-use.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/rem_and_div.mir
The file was modifiedllvm/test/CodeGen/ARM/single-issue-r52.mir
The file was modifiedllvm/test/CodeGen/X86/implicit-null-checks.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/multiple-param-dbg-value-entry.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-vector-icmp.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/store-addressing-modes.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/sdwa-scalar-ops.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-legalize-GV.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir
The file was modifiedllvm/test/CodeGen/PowerPC/convert-rr-to-ri-instrs.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/mul.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/insert-waitcnts-exp.mir
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-call.mir
The file was modifiedllvm/test/CodeGen/Mips/longbranch/branch-limits-fp-mips.mir
The file was modifiedllvm/test/CodeGen/PowerPC/tls_get_addr_fence2.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-memop-scalar-x32.mir
The file was modifiedllvm/include/llvm/CodeGen/MachineFunction.h
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-fdiv-scalar.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/prolog-epilog-indirection.mir
The file was modifiedllvm/lib/CodeGen/PatchableFunction.cpp
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/zextLoad_and_sextLoad.mir
The file was modifiedllvm/test/CodeGen/ARM/constant-islands-split-IT.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-fexp2.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/localizer.mir
The file was modifiedllvm/test/DebugInfo/ARM/cfi-eof-prologue.mir
The file was modifiedllvm/test/CodeGen/SystemZ/debuginstr-02.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-pos.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-GV-32.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-nearbyint.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/live-debug-values.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-atomic-load-store.mir
The file was modifiedllvm/test/CodeGen/AArch64/spill-undef.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/combine-anyext-crash.mir
The file was modifiedllvm/test/CodeGen/X86/dbg-changes-codegen-branch-folding2.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-extract-vector-elt.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/dbg-stack-value-range.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/stack_args.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/fpext_and_fptrunc.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/branch.mir
The file was modifiedllvm/test/CodeGen/PowerPC/block-placement.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-pos.mir
The file was modifiedllvm/test/CodeGen/PowerPC/block-placement-1.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-select-urem.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/zextLoad_and_sextLoad.mir
The file was modifiedllvm/test/CodeGen/PowerPC/setcr_bc3.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-insert-vec512.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/fp128-legalize-crash-pr35690.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/non-pow-2-extload-combine.mir
The file was modifiedllvm/test/CodeGen/PowerPC/expand-isel-2.mir
The file was modifiedllvm/test/CodeGen/X86/movtopush.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-shufflevec-undef-mask-elt.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/fsqrt.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-select-ptrtoint.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/global_address_pic.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-select-ptrtoint.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-fmul-scalar.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/live-debug-values-restore-collide.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-stlxr-intrin.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/store.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-ext-x86-64.mir
The file was modifiedllvm/test/CodeGen/X86/avoid-sfb-kill-flags.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-vector-icmp.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/inttoptr_and_ptrtoint.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-select-inttoptr.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-arith-extended-reg.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-pos-size.mir
The file was modifiedllvm/test/CodeGen/Thumb2/m4-sched-ldr.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/opt-sgpr-to-vgpr-copy.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-cbz.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/ceil_and_floor.mir
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/while-negative-offset.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-br.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-fdiv-scalar.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/memory-legalizer-atomic-insert-end.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/phi.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-size.mir
The file was modifiedllvm/test/CodeGen/Mips/sll-micromips-r6-encoding.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/fcmp.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-2.mir
The file was modifiedllvm/test/CodeGen/SystemZ/regalloc-fast-invalid-kill-flag.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/long_ambiguous_chain_s64.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-size.mir
The file was modifiedllvm/test/CodeGen/SystemZ/RAbasic-invalid-LR-update.mir
The file was modifiedllvm/test/CodeGen/PowerPC/expand-isel-6.mir
The file was modifiedllvm/lib/Target/PowerPC/PPCBranchSelector.cpp
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-fadd-scalar.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-select-srem.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh-frame8.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-select-udiv.mir
The file was modifiedllvm/test/CodeGen/PowerPC/convert-rr-to-ri-instrs-R0-special-handling.mir
The file was modifiedllvm/test/CodeGen/X86/bad-tls-fold.mir
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/cond-mov.mir
The file was modifiedllvm/test/CodeGen/Mips/longbranch/branch-limits-fp-mipsr6.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/global_address.mir
The file was modifiedllvm/test/CodeGen/MIR/X86/frame-info-stack-references.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-frint-nofp16.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-vector-shift.mir
The file was modifiedllvm/test/DebugInfo/MIR/AArch64/clobber-sp.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/float_arithmetic_operations.mir
The file was modifiedllvm/test/CodeGen/Mips/longbranch/branch-limits-int-micromipsr6.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/fp16-copy-gpr.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-uaddo.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/sitofp_and_uitofp.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh-frame0.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/mlicm-hoist.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/regbank-insert-vector-elt.mir
The file was modifiedllvm/test/CodeGen/ARM/vldm-liveness.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-sub-v128.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-size-valid.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-add-v256.mir
The file was modifiedllvm/test/CodeGen/AArch64/movimm-wzr.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/live-debug-vars-unused-arg.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-log.mir
The file was modifiedllvm/test/CodeGen/ARM/fp16-litpool-arm.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-fmul-scalar.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-fptosi.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh1.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dext-size.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-fpext-scalar.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-memop-scalar.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir
The file was modifiedllvm/test/CodeGen/ARM/prera-ldst-aliasing.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-pos.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-undef.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-select-trap.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-pos-size.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/fabs.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/jump_table_and_brjt.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/long_ambiguous_chain_s32.mir
The file was modifiedllvm/test/CodeGen/ARM/sched-it-debug-nodes.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/sub.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-select.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/stack_args.mir
The file was modifiedllvm/test/CodeGen/SystemZ/postra-sched-expandedops.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-select-zext.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-intrinsic-trunc.mir
The file was modifiedllvm/test/CodeGen/PowerPC/setcr_bc2.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-load.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh-frame6.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-gep.mir
The file was modifiedllvm/test/CodeGen/X86/pr38952.mir
The file was modifiedllvm/test/CodeGen/Thumb/tbb-reuse.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-fsub-scalar.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/bitwise.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-insert-vec256.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-blockaddress.mir
The file was modifiedllvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/inline-memcpy.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-stx.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/wqm.mir
The file was modifiedllvm/test/CodeGen/Hexagon/ifcvt-live-subreg.mir
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/size-limit.mir
The file was modifiedllvm/test/CodeGen/Thumb2/mve-vpt-block4.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-cmp.mir
The file was modifiedllvm/test/DebugInfo/MIR/AArch64/implicit-def-dead-scope.mir
The file was modifiedllvm/test/CodeGen/PowerPC/remove-copy-crunsetcrbit.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-sub-v512.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-memop-v256.mir
The file was modifiedllvm/test/CodeGen/ARM/cmp1-peephole-thumb.mir
The file was modifiedllvm/test/CodeGen/MIR/PowerPC/prolog_vec_spills.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-or-scalar.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-fadd-scalar.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/icmp.mir
The file was modifiedllvm/test/CodeGen/PowerPC/convert-rr-to-ri-p9-vector.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-extract-vec256.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/fptosi_and_fptoui.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/regbank-intrinsic-round.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/float_arithmetic_operations.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-pos.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/truncStore_and_aExtLoad.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/flat-load-clustering.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/opt-shuffle-splat.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/truncStore_and_aExtLoad.mir
The file was modifiedllvm/test/CodeGen/MIR/AMDGPU/syncscopes.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-ashr-scalar.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/debug-loc-0.mir
The file was modifiedllvm/test/CodeGen/Mips/longbranch/branch-limits-fp-micromips.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-fma.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/float_arithmetic_operations.mir
The file was modifiedllvm/test/CodeGen/SystemZ/cond-move-05.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-ashr-scalar.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-build-vector.mir
The file was modifiedllvm/test/CodeGen/ARM/constant-islands-cfg.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/live-debug-vars-unused-arg-debugonly.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-select-sdiv.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh-frame4.mir
The file was modifiedllvm/test/CodeGen/ARM/vldmia-sched.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/sub.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-s128-div.mir
The file was modifiedllvm/test/CodeGen/MIR/Generic/machine-function.mir
The file was modifiedllvm/include/llvm/CodeGen/TargetLowering.h
The file was modifiedllvm/test/CodeGen/Mips/compactbranches/empty-block.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-select-inttoptr.mir
The file was modifiedllvm/test/CodeGen/X86/win_coreclr_chkstk_liveins.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-unmerge-vec512.mir
The file was modifiedllvm/test/CodeGen/PowerPC/expand-isel-5.mir
The file was modifiedllvm/test/CodeGen/PowerPC/no-rlwimi-trivial-commute.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/select.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/rem_and_div.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/trap.mir
The file was modifiedllvm/test/CodeGen/Mips/msa/emergency-spill.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-add-v128.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/gloal_address_pic.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/tryCombine.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-GV-64.mir
The file was modifiedllvm/test/CodeGen/X86/opt_phis2.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-insert-vec512.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/regcoalescer.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/regbankselect-build-vector.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-ceil.mir
The file was modifiedllvm/test/CodeGen/X86/avoid-sfb-offset.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/inserted-wait-states.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/live-debug-values-3preds.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-non-pow2-load-store.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-constant.mir
The file was modifiedllvm/lib/CodeGen/BranchRelaxation.cpp
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/branch.mir
The file was modifiedllvm/test/CodeGen/X86/avx512f-256-set0.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/stack_args.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/test_TypeInfoforMF.mir
The file was modifiedllvm/test/CodeGen/X86/non-value-mem-operand.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-zext.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-phi.mir
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/end-positive-offset.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/regbankselect-AVX512.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/observer-change-crash.mir
The file was modifiedllvm/test/CodeGen/Thumb2/mve-vpt-block.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh-frame5.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-load-store-vector-of-ptr.mir
The file was modifiedllvm/test/CodeGen/Thumb2/mve-vpt-nots.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-block-addr.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/fptosi_and_fptoui.mir
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/switch.mir
The file was modifiedllvm/test/CodeGen/MIR/X86/expected-stack-object.mir
The file was modifiedllvm/test/CodeGen/PowerPC/addisdtprelha-nonr3.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/truncStore_and_aExtLoad.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-size.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-sub-v128.mir
The file was modifiedllvm/test/CodeGen/SystemZ/load-and-test-RA-hints.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/kill-after-spill.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/constant-fold-imm-immreg.mir
The file was modifiedllvm/test/CodeGen/PowerPC/expand-isel-7.mir
The file was modifiedllvm/test/CodeGen/Hexagon/pipeliner/swp-phi-start.mir
The file was modifiedllvm/test/CodeGen/PowerPC/setcr_bc.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/inline-memmove.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-dyn-alloca.mir
The file was modifiedllvm/test/CodeGen/Mips/longbranch/branch-limits-msa.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-sub.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-select-sitofp.mir
The file was modifiedllvm/test/DebugInfo/X86/debug-loc-offset.mir
The file was modifiedllvm/test/CodeGen/Thumb2/mve-vpt-block6.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-pos-size.mir
The file was modifiedllvm/test/CodeGen/ARM/fp16-litpool2-arm.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-add.mir
The file was modifiedllvm/test/CodeGen/AArch64/aarch64-mov-debug-locs.mir
The file was modifiedllvm/test/CodeGen/AArch64/jump-table-compress.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-mul-vec.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/pointers.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/select.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-ldxr-intrin.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/regbank-extract-vector-elt.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/regbank-select.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/TypeInfoforMF_skipCopies.mir
The file was modifiedllvm/test/CodeGen/SystemZ/cond-move-regalloc-hints.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-1.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/no-cfi-loc.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/fcmp.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/avoid-single-entry-value-location.mir
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/multiblock-massive.mir
The file was modifiedllvm/test/CodeGen/Thumb2/mve-vpt-block2.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/trunc.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-select-sdiv.mir
The file was modifiedllvm/test/CodeGen/PowerPC/remove-redundant-load-imm.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-select-fcmp.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-log2.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-mul-v128.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/icmp.mir
The file was modifiedllvm/test/CodeGen/Mips/longbranch/branch-limits-fp-micromipsr6.mir
The file was modifiedllvm/test/CodeGen/SystemZ/clear-liverange-spillreg.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/hazard.mir
The file was modifiedllvm/test/CodeGen/Mips/mirparser/target-flags-pic.mir
The file was modifiedllvm/test/CodeGen/ARM/prera-ldst-insertpt.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-load-store.mir
The file was modifiedllvm/test/CodeGen/Mips/mirparser/target-flags-pic-mxgot-tls.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-intrinsic-trunc.mir
The file was modifiedllvm/test/CodeGen/ARM/v6-jumptable-clobber.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh3.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/rename-independent-subregs-mac-operands.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/inline-small-memcpy.mir
The file was modifiedllvm/test/CodeGen/PowerPC/expand-isel-1.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh-frame1.mir
The file was modifiedllvm/test/CodeGen/X86/stack-folding-bmi2.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/store.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-load-store-vector-of-ptr.mir
The file was modifiedllvm/test/CodeGen/Mips/micromips-sizereduction/micromips-lwp-swp.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-insert-vector-elt.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-merge-vec256.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-intrinsic-round.mir
The file was modifiedllvm/test/CodeGen/Lanai/peephole-compare.mir
The file was modifiedllvm/test/DebugInfo/MIR/ARM/live-debug-values-reg-copy.mir
The file was modifiedllvm/test/CodeGen/X86/postra-ignore-dbg-instrs.mir
The file was modifiedllvm/test/CodeGen/Mips/mirparser/target-flags-pic-o32.mir
The file was modifiedllvm/lib/Target/ARC/ARCMachineFunctionInfo.h
The file was modifiedllvm/test/CodeGen/AMDGPU/fix-vgpr-copies.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/load.mir
The file was modifiedllvm/test/CodeGen/X86/pr30821.mir
The file was modifiedllvm/test/CodeGen/MIR/X86/diexpr-win32.mir
The file was modifiedllvm/test/DebugInfo/AArch64/compiler-gen-bbs-livedebugvalues.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/icmp.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/load.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/bitwise.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-and-scalar.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-legalize-inttoptr.mir
The file was modifiedllvm/test/CodeGen/MIR/AArch64/return-address-signing.mir
The file was modifiedllvm/lib/Target/AMDGPU/R600AsmPrinter.cpp
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-non-loop.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-store.mir
The file was modifiedllvm/test/CodeGen/SystemZ/misched-readadvances.mir
The file was modifiedllvm/test/CodeGen/ARM/expand-pseudos.mir
The file was modifiedllvm/test/CodeGen/SystemZ/regcoal-undef-lane-4-rm-cp-commuting-def.mir
The file was modifiedllvm/test/CodeGen/Mips/longbranch/branch-limits-int.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-ptrtoint.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/regbankselect-X86_64.mir
The file was modifiedllvm/test/CodeGen/AArch64/machine-outliner-inline-asm-adrp.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/avoid-matchtable-crash.mir
The file was modifiedllvm/test/CodeGen/PowerPC/schedule-addi-load.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-select-urem.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-blockaddress.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-pos.mir
The file was modifiedllvm/lib/CodeGen/MIRParser/MIRParser.cpp
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-write.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-size.mir
The file was modifiedllvm/test/CodeGen/MIR/AArch64/print-parse-verify-failedISel-property.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-size.mir
The file was modifiedllvm/test/CodeGen/PowerPC/expand-isel-10.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/fence.mir
The file was modifiedllvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp
The file was modifiedllvm/test/DebugInfo/MIR/Mips/last-inst-bundled.mir
The file was modifiedllvm/test/CodeGen/PowerPC/NoCRFieldRedefWhenSpillingCRBIT.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-add-v512.mir
The file was modifiedllvm/test/CodeGen/Mips/micromips-short-delay-slot.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh2.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-memop-scalar-64.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-sub.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-pr32733.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/fptosi_and_fptoui.mir
The file was modifiedllvm/test/CodeGen/X86/conditional-tailcall-samedest.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-jump-table-brjt.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-add.mir
The file was modifiedllvm/test/CodeGen/X86/PR37310.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-legalize-udiv.mir
The file was modifiedllvm/lib/CodeGen/AsmPrinter/WinException.cpp
The file was modifiedllvm/test/CodeGen/Hexagon/bank-conflict.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/zextLoad_and_sextLoad.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/phi.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-memop-v512.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/fpext_and_fptrunc.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/load_store_fold.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/fpext_and_fptrunc.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/load.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/float_constants.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-brcond.mir
The file was modifiedllvm/test/CodeGen/X86/peephole-fold-testrr.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-binop.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh-frame2.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/bit-piece-dh.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-frint.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/float_args.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-intrinsic-round.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-concat-vectors.mir
The file was modifiedllvm/test/DebugInfo/MIR/ARM/split-superreg-complex.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-mul-scalar.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-add-x32.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-fconstant.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/fold-select.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/live-debug-values-spill.mir
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/massive.mir
The file was modifiedllvm/test/CodeGen/X86/fixup-bw-inst.mir
The file was modifiedllvm/test/CodeGen/X86/stack-folding-adx.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/add.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-ldaxr-intrin.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-blsr.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/rem_and_div.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-add.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-brcond.mir
The file was modifiedllvm/test/DebugInfo/X86/live-debug-vars-dse.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-fcmp.mir
The file was modifiedllvm/test/CodeGen/X86/adx-commute.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/add.mir
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-tailcall.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/fsqrt.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/fabs.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-urem.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/coalescer-subreg-join.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-inttoptr.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-exp.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/schedule-regpressure.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/fabs.mir
The file was modifiedllvm/test/DebugInfo/MIR/Mips/live-debug-values-reg-copy.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-shuffle-vector.mir
The file was modifiedllvm/test/CodeGen/PowerPC/expand-isel-4.mir
The file was modifiedllvm/test/CodeGen/PowerPC/expand-isel-3.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh-frame7.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/zextLoad_and_sextLoad.mir
The file was modifiedllvm/test/CodeGen/PowerPC/expand-isel-9.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/pointers.mir
The file was modifiedllvm/test/CodeGen/Mips/longbranch/branch-limits-int-mips64.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-trap.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-trunc.mir
The file was modifiedllvm/test/DebugInfo/X86/debug-loc-asan.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-sitofp.mir
The file was modifiedllvm/test/CodeGen/X86/late-remat-update.mir
The file was modifiedllvm/test/CodeGen/PowerPC/opt-sub-inst-cr0-live.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-sub-v256.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/zext_and_sext.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/mul.mir
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-non-header.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-add-v256.mir
The file was modifiedllvm/test/CodeGen/MIR/X86/fixed-stack-memory-operands.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-legalize-sdiv.mir
The file was modifiedllvm/test/CodeGen/Mips/micromips-sizereduction/micromips-no-lwp-swp.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/fcmp.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-sqrt.mir
The file was modifiedllvm/test/CodeGen/SystemZ/debuginstr-01.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-ext.mir
The file was modifiedllvm/test/CodeGen/PowerPC/convert-rr-to-ri-instrs-out-of-range.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-blsi.mir
The file was modifiedllvm/test/CodeGen/ARM/constant-island-movwt.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-legalize-urem.mir
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-call.mir
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-spill.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/regbank-trunc-s128.mir
The file was modifiedllvm/test/CodeGen/Thumb2/LowOverheadLoops/while.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/inline-memset.mir
The file was modifiedllvm/test/CodeGen/RISCV/select-optimize-multiple.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh-frame3.mir
The file was modifiedllvm/test/CodeGen/Thumb2/tbb-removeadd.mir
The file was modifiedllvm/test/CodeGen/AArch64/wineh4.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/branch.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/regbankselect-X32.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/instruction-select/add.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dext-pos.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/float_constants.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-xor-scalar.mir
The file was modifiedllvm/test/CodeGen/X86/shrink_wrap_dbg_value.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/select-phi.mir
The file was modifiedllvm/test/CodeGen/X86/leaFixup64.mir
The file was modifiedllvm/test/DebugInfo/MIR/X86/livedebugvars-crossbb-interval.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/undefined-physreg-sgpr-spill.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-mul-scalar.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86_64-legalize-sdiv.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/sub.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-cmp.mir
The file was modifiedllvm/test/DebugInfo/X86/pr19307.mir
The file was modifiedllvm/lib/CodeGen/MachineFunction.cpp
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/load-addressing-modes.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/fold-fp-select.mir
The file was modifiedllvm/test/CodeGen/ARM/fp16-litpool3-arm.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/pointers.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-add-v512.mir
The file was modifiedllvm/lib/CodeGen/MIRPrinter.cpp
The file was modifiedllvm/test/CodeGen/Mips/longbranch/branch-limits-int-microMIPS.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-fptrunc-scalar.mir
The file was modifiedllvm/test/CodeGen/X86/pre-coalesce.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/fold-imm-f16-f32.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-phi.mir
The file was modifiedllvm/test/CodeGen/X86/domain-reassignment.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/legalize-shl-scalar.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-or-scalar.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-cmp.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/select-fptrunc-scalar.mir
The file was modifiedllvm/test/DebugInfo/X86/live-debug-values-constprop.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/x86-select-udiv.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-pos-size.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-pow.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/zext_and_sext.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-shuffle-vector.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/regbankselect/bitwise.mir
The file was modifiedllvm/test/CodeGen/PowerPC/remove-self-copies.mir
The file was modifiedllvm/test/CodeGen/Mips/GlobalISel/legalizer/truncStore_and_aExtLoad.mir
Commit 80bea345d11912c6473797fcea0866a7f0ca9cca by spatel
[InstCombine] fold sign-bit compares of srem
(srem X, pow2C) sgt/slt 0 can be reduced using bit hacks by masking off
the sign bit and the module (low) bits: https://rise4fun.com/Alive/jSO A
'2' divisor allows slightly more folding:
https://rise4fun.com/Alive/tDBM
Any chance to remove an 'srem' use is probably worthwhile, but this is
limited to the one-use improvement case because doing more may expose
other missing folds. That means it does nothing for PR21929 yet:
https://bugs.llvm.org/show_bug.cgi?id=21929
Differential Revision: https://reviews.llvm.org/D67334
llvm-svn: 371610
The file was modifiedllvm/lib/Transforms/InstCombine/InstCombineInternal.h
The file was modifiedllvm/lib/Transforms/InstCombine/InstCombineCompares.cpp
The file was modifiedllvm/test/Transforms/InstCombine/icmp-div-constant.ll
Commit f78474ba8aeb72fe30aced2077b0ef31bc0b8326 by nicolasweber
gn build: add include_dir that's necessary after r371564
llvm-svn: 371611
The file was modifiedllvm/utils/gn/secondary/llvm/tools/llvm-reduce/BUILD.gn
Commit b3b2064c5180d0b9cec95e6933c04b54e74dbebc by spatel
[LangRef] fix punctuation; NFC
llvm-svn: 371612
The file was modifiedllvm/docs/LangRef.rst

Summary

  1. Bring back clang-x64-ninja-win7/windows7-buildbot (details)
Commit 8e470951dec4fd9b06fe6e3aa68bf79e9e3a5639 by ilia.taraban
Bring back clang-x64-ninja-win7/windows7-buildbot
Summary: Bring back clang-x64-ninja-win7/windows7-buildbot with correct
info and 'autodetect' visual studio parameter.
Reviewers: gkistanova
Reviewed By: gkistanova
Subscribers: llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67402
llvm-svn: 371613
The file was modifiedbuildbot/osuosl/master/config/builders.py
The file was modifiedbuildbot/osuosl/master/config/status.py
The file was modifiedbuildbot/osuosl/master/config/slaves.py