FailedChanges

Summary

  1. [llvm-readobj] - Test PPC64 relocations properly. We had a precompiled binary committed and not all of the relocations supported were tested. This patch fixes this. Differential revision: https://reviews.llvm.org/D67617
  2. [obj2yaml] - Support PPC64 relocation types. We do not support them and fail with llvm_unreachable currently. This is not the only target we do not support and also seems we are missing the tests for those we have already. But I needed this one for another patch, so posted it separatelly. Relocation names are taken from llvm\include\llvm\BinaryFormat\ELFRelocs\PowerPC64.def Differential revision: https://reviews.llvm.org/D67615
  3. [yaml2obj/obj2yaml] - Allow setting an arbitrary values for e_machine. Currently we only allow using a known named constants for `Machine` field in YAML documents. This patch allows using any numbers (valid or "unknown") and adds test cases for current and new functionality. With this it is possible to write a test cases for really unknown EM_* targets. Differential revision: https://reviews.llvm.org/D67652
  4. [docs] Make --version text more correct Follow-up to r371983. Referring to "this program" in the description of the --version option in the documentation isn't exactly correct, because the docs are not part of the program, and so "this program" doesn't really refer to anything. This patch brings the other users of this terminology into line with the new updates to llvm-size and llvm-strings. Reviewed by: alexshap, MaskRay Differential Revision: https://reviews.llvm.org/D67618
  5. [RISCV] Switch to the Machine Scheduler Most of the test changes are trivial instruction reorderings and differing register allocations, without any obvious performance impact. Differential Revision: https://reviews.llvm.org/D66973
Revision 372110 by grimar:
[llvm-readobj] - Test PPC64 relocations properly.

We had a precompiled binary committed and not all of the relocations
supported were tested. This patch fixes this.

Differential revision: https://reviews.llvm.org/D67617
Change TypePath in RepositoryPath in Workspace
The file was removed/llvm/trunk/test/tools/llvm-readobj/Inputs/relocs.obj.elf-ppc64llvm.src/test/tools/llvm-readobj/Inputs/relocs.obj.elf-ppc64
The file was modified/llvm/trunk/test/tools/llvm-readobj/reloc-types-elf-ppc64.test (diff)llvm.src/test/tools/llvm-readobj/reloc-types-elf-ppc64.test
Revision 372109 by grimar:
[obj2yaml] - Support PPC64 relocation types.

We do not support them and fail with llvm_unreachable currently.
This is not the only target we do not support and also seems we are missing
the tests for those we have already. But I needed this one for another patch,
so posted it separatelly.

Relocation names are taken from llvm\include\llvm\BinaryFormat\ELFRelocs\PowerPC64.def

Differential revision: https://reviews.llvm.org/D67615
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/ObjectYAML/ELFYAML.cpp (diff)llvm.src/lib/ObjectYAML/ELFYAML.cpp
The file was added/llvm/trunk/test/tools/obj2yaml/elf-ppc64-relocations.yamlllvm.src/test/tools/obj2yaml/elf-ppc64-relocations.yaml
Revision 372108 by grimar:
[yaml2obj/obj2yaml] - Allow setting an arbitrary values for e_machine.

Currently we only allow using a known named constants
for `Machine` field in YAML documents.

This patch allows using any numbers (valid or "unknown")
and adds test cases for current and new functionality.

With this it is possible to write a test cases for really unknown
EM_* targets.

Differential revision: https://reviews.llvm.org/D67652
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/ObjectYAML/ELFYAML.cpp (diff)llvm.src/lib/ObjectYAML/ELFYAML.cpp
The file was added/llvm/trunk/test/tools/obj2yaml/elf-emachine.yamlllvm.src/test/tools/obj2yaml/elf-emachine.yaml
The file was added/llvm/trunk/test/tools/yaml2obj/elf-emachine.yamlllvm.src/test/tools/yaml2obj/elf-emachine.yaml
Revision 372107 by jhenderson:
[docs] Make --version text more correct

Follow-up to r371983. Referring to "this program" in the description of
the --version option in the documentation isn't exactly correct, because
the docs are not part of the program, and so "this program" doesn't
really refer to anything. This patch brings the other users of this
terminology into line with the new updates to llvm-size and
llvm-strings.

Reviewed by: alexshap, MaskRay

Differential Revision: https://reviews.llvm.org/D67618
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/docs/CommandGuide/llvm-cxxfilt.rst (diff)llvm.src/docs/CommandGuide/llvm-cxxfilt.rst
The file was modified/llvm/trunk/docs/CommandGuide/llvm-nm.rst (diff)llvm.src/docs/CommandGuide/llvm-nm.rst
The file was modified/llvm/trunk/docs/CommandGuide/llvm-objcopy.rst (diff)llvm.src/docs/CommandGuide/llvm-objcopy.rst
The file was modified/llvm/trunk/docs/CommandGuide/llvm-objdump.rst (diff)llvm.src/docs/CommandGuide/llvm-objdump.rst
The file was modified/llvm/trunk/docs/CommandGuide/llvm-readelf.rst (diff)llvm.src/docs/CommandGuide/llvm-readelf.rst
The file was modified/llvm/trunk/docs/CommandGuide/llvm-readobj.rst (diff)llvm.src/docs/CommandGuide/llvm-readobj.rst
The file was modified/llvm/trunk/docs/CommandGuide/llvm-strip.rst (diff)llvm.src/docs/CommandGuide/llvm-strip.rst
Revision 372106 by luismarques:
[RISCV] Switch to the Machine Scheduler

Most of the test changes are trivial instruction reorderings and differing
register allocations, without any obvious performance impact.

Differential Revision: https://reviews.llvm.org/D66973
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Target/RISCV/RISCVSubtarget.h (diff)llvm.src/lib/Target/RISCV/RISCVSubtarget.h
The file was modified/llvm/trunk/test/CodeGen/RISCV/add-before-shl.ll (diff)llvm.src/test/CodeGen/RISCV/add-before-shl.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/addc-adde-sube-subc.ll (diff)llvm.src/test/CodeGen/RISCV/addc-adde-sube-subc.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/addcarry.ll (diff)llvm.src/test/CodeGen/RISCV/addcarry.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/alloca.ll (diff)llvm.src/test/CodeGen/RISCV/alloca.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/alu64.ll (diff)llvm.src/test/CodeGen/RISCV/alu64.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/arith-with-overflow.ll (diff)llvm.src/test/CodeGen/RISCV/arith-with-overflow.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/atomic-cmpxchg-flag.ll (diff)llvm.src/test/CodeGen/RISCV/atomic-cmpxchg-flag.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/atomic-cmpxchg.ll (diff)llvm.src/test/CodeGen/RISCV/atomic-cmpxchg.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/atomic-rmw.ll (diff)llvm.src/test/CodeGen/RISCV/atomic-rmw.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/bare-select.ll (diff)llvm.src/test/CodeGen/RISCV/bare-select.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/blockaddress.ll (diff)llvm.src/test/CodeGen/RISCV/blockaddress.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/bswap-ctlz-cttz-ctpop.ll (diff)llvm.src/test/CodeGen/RISCV/bswap-ctlz-cttz-ctpop.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/callee-saved-fpr32s.ll (diff)llvm.src/test/CodeGen/RISCV/callee-saved-fpr32s.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/callee-saved-fpr64s.ll (diff)llvm.src/test/CodeGen/RISCV/callee-saved-fpr64s.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/callee-saved-gprs.ll (diff)llvm.src/test/CodeGen/RISCV/callee-saved-gprs.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/calling-conv-ilp32-ilp32f-common.ll (diff)llvm.src/test/CodeGen/RISCV/calling-conv-ilp32-ilp32f-common.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/calling-conv-ilp32-ilp32f-ilp32d-common.ll (diff)llvm.src/test/CodeGen/RISCV/calling-conv-ilp32-ilp32f-ilp32d-common.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/calling-conv-ilp32.ll (diff)llvm.src/test/CodeGen/RISCV/calling-conv-ilp32.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/calling-conv-ilp32d.ll (diff)llvm.src/test/CodeGen/RISCV/calling-conv-ilp32d.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/calling-conv-ilp32f-ilp32d-common.ll (diff)llvm.src/test/CodeGen/RISCV/calling-conv-ilp32f-ilp32d-common.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/calling-conv-lp64-lp64f-lp64d-common.ll (diff)llvm.src/test/CodeGen/RISCV/calling-conv-lp64-lp64f-lp64d-common.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/calling-conv-lp64.ll (diff)llvm.src/test/CodeGen/RISCV/calling-conv-lp64.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/calling-conv-rv32f-ilp32.ll (diff)llvm.src/test/CodeGen/RISCV/calling-conv-rv32f-ilp32.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/codemodel-lowering.ll (diff)llvm.src/test/CodeGen/RISCV/codemodel-lowering.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/compress.ll (diff)llvm.src/test/CodeGen/RISCV/compress.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/div.ll (diff)llvm.src/test/CodeGen/RISCV/div.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/double-arith.ll (diff)llvm.src/test/CodeGen/RISCV/double-arith.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/double-bitmanip-dagcombines.ll (diff)llvm.src/test/CodeGen/RISCV/double-bitmanip-dagcombines.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/double-br-fcmp.ll (diff)llvm.src/test/CodeGen/RISCV/double-br-fcmp.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/double-calling-conv.ll (diff)llvm.src/test/CodeGen/RISCV/double-calling-conv.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/double-convert.ll (diff)llvm.src/test/CodeGen/RISCV/double-convert.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/double-fcmp.ll (diff)llvm.src/test/CodeGen/RISCV/double-fcmp.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/double-imm.ll (diff)llvm.src/test/CodeGen/RISCV/double-imm.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/double-intrinsics.ll (diff)llvm.src/test/CodeGen/RISCV/double-intrinsics.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/double-mem.ll (diff)llvm.src/test/CodeGen/RISCV/double-mem.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/double-previous-failure.ll (diff)llvm.src/test/CodeGen/RISCV/double-previous-failure.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/double-select-fcmp.ll (diff)llvm.src/test/CodeGen/RISCV/double-select-fcmp.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/double-stack-spill-restore.ll (diff)llvm.src/test/CodeGen/RISCV/double-stack-spill-restore.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/float-arith.ll (diff)llvm.src/test/CodeGen/RISCV/float-arith.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/float-br-fcmp.ll (diff)llvm.src/test/CodeGen/RISCV/float-br-fcmp.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/float-convert.ll (diff)llvm.src/test/CodeGen/RISCV/float-convert.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/float-fcmp.ll (diff)llvm.src/test/CodeGen/RISCV/float-fcmp.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/float-imm.ll (diff)llvm.src/test/CodeGen/RISCV/float-imm.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/float-intrinsics.ll (diff)llvm.src/test/CodeGen/RISCV/float-intrinsics.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/float-mem.ll (diff)llvm.src/test/CodeGen/RISCV/float-mem.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/float-select-fcmp.ll (diff)llvm.src/test/CodeGen/RISCV/float-select-fcmp.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/fp128.ll (diff)llvm.src/test/CodeGen/RISCV/fp128.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/frame-info.ll (diff)llvm.src/test/CodeGen/RISCV/frame-info.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/get-setcc-result-type.ll (diff)llvm.src/test/CodeGen/RISCV/get-setcc-result-type.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/hoist-global-addr-base.ll (diff)llvm.src/test/CodeGen/RISCV/hoist-global-addr-base.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/imm-cse.ll (diff)llvm.src/test/CodeGen/RISCV/imm-cse.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/imm.ll (diff)llvm.src/test/CodeGen/RISCV/imm.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/indirectbr.ll (diff)llvm.src/test/CodeGen/RISCV/indirectbr.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/inline-asm-d-constraint-f.ll (diff)llvm.src/test/CodeGen/RISCV/inline-asm-d-constraint-f.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll (diff)llvm.src/test/CodeGen/RISCV/inline-asm-f-constraint-f.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/interrupt-attr-nocall.ll (diff)llvm.src/test/CodeGen/RISCV/interrupt-attr-nocall.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/legalize-fneg.ll (diff)llvm.src/test/CodeGen/RISCV/legalize-fneg.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/lsr-legaladdimm.ll (diff)llvm.src/test/CodeGen/RISCV/lsr-legaladdimm.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/mem.ll (diff)llvm.src/test/CodeGen/RISCV/mem.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/mem64.ll (diff)llvm.src/test/CodeGen/RISCV/mem64.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/mul.ll (diff)llvm.src/test/CodeGen/RISCV/mul.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/remat.ll (diff)llvm.src/test/CodeGen/RISCV/remat.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/rv64f-float-convert.ll (diff)llvm.src/test/CodeGen/RISCV/rv64f-float-convert.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/rv64i-complex-float.ll (diff)llvm.src/test/CodeGen/RISCV/rv64i-complex-float.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/rv64i-w-insts-legalization.ll (diff)llvm.src/test/CodeGen/RISCV/rv64i-w-insts-legalization.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/select-optimize-multiple.ll (diff)llvm.src/test/CodeGen/RISCV/select-optimize-multiple.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/setcc-logic.ll (diff)llvm.src/test/CodeGen/RISCV/setcc-logic.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/shifts.ll (diff)llvm.src/test/CodeGen/RISCV/shifts.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/split-offsets.ll (diff)llvm.src/test/CodeGen/RISCV/split-offsets.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/umulo-128-legalisation-lowering.ll (diff)llvm.src/test/CodeGen/RISCV/umulo-128-legalisation-lowering.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/vararg.ll (diff)llvm.src/test/CodeGen/RISCV/vararg.ll
The file was modified/llvm/trunk/test/CodeGen/RISCV/zext-with-load-is-free.ll (diff)llvm.src/test/CodeGen/RISCV/zext-with-load-is-free.ll