SuccessChanges

Changes from Git (git http://labmaster3.local/git/llvm-project.git)

Summary

  1. [MemorySSA] Don't verify MemorySSA unless VerifyMemorySSA enabled (details)
  2. Fix lldb-vscode logging and enable logging for all lldb-vscode tests. (details)
  3. Revert "Revert "Reland "[Support] make report_fatal_error `abort` instead of `exit`""" (details)
  4. Revert "Revert "Revert "Reland "[Support] make report_fatal_error `abort` instead of `exit`"""" (details)
  5. Revert "Revert "Reland "[Support] make report_fatal_error `abort` instead of `exit`""" (details)
  6. AMDGPU/GlobalISel: Add missing tests for cmpxchg selection (details)
  7. [OPENMP50]Add support for hint clause in atomic directive. (details)
  8. Remove clang::ast_type_traits namespace in favor of clang (details)
  9. Add a DWARF transformer class that converts DWARF to GSYM. (details)
  10. [gn build] Port 19602b71949 (details)
  11. [libc][NFC] clang-format syscall.h.in (details)
  12. [mlir][spirv] Add ConvertGpuLaunchFuncToVulkanCallsPass (details)
  13. Clean up hexagon builder after object-emission removal (details)
  14. Fix buildbots by not using "and" and "not". (details)
  15. [libc] Add Convenience syscall Template Function (details)
  16. Fix buildbots that create shared libraries from GSYM library by adding a dependency on LLVMDebugInfoDWARF. (details)
  17. [clang-tidy] Fix performance-noexcept-move-constructor-fix test on non-English locale (details)
  18. Revert "Recommit "[SCCP] Remove forcedconstant, go to overdefined instead"" (details)
  19. Fix MSVC buildbots after ast_type_traits namespace removal (details)
  20. [OPENMP50][DOCS]Update list of supported constructs, NFC. (details)
  21. [OPENMP50][DOCS]Claim iterators and add reference to array shaping (details)
  22. [NVPTX, LSV] Move the LSV optimization pass to later when the graph is cleaner (details)
  23. Fix crash in InfinteLoopCheck (details)
  24. GlobalISel: Don't use LLT references (details)
  25. AMDGPU/GlobalISel: Make G_TRUNC legal (details)
  26. Fix handling of --version in lit (details)
  27. [clang][Analysis] CallGraph: store the actual call `Expr*` in the CallGraphNode::CallRecord (details)
  28. [clang-tidy] misc-no-recursion: a new check (details)
  29. [OPENMP][DOCS]Fix misprint, NFC. (details)
  30. [gn build] Port 49bffa5f8b7 (details)
  31. Fix lit version test (details)
Commit f0b57d8071853ec2ab459c0492854c67ea4fa93c by nikita.ppv
[MemorySSA] Don't verify MemorySSA unless VerifyMemorySSA enabled

MemorySSA is often taking up an unreasonable fraction of runtime in
assertion enabled builds. Turns out that there is one code-path that
runs verifyMemorySSA() even if VerifyMemorySSA is not enabled. This
patch makes it conditional as well.

Differential Revision: https://reviews.llvm.org/D74505
The file was modifiedllvm/lib/Analysis/MemorySSA.cpp
Commit 7202d1c2f6c83e989979bb76a61cbe1d0c859420 by gclayton
Fix lldb-vscode logging and enable logging for all lldb-vscode tests.

Summary:
This patch fixes logging to log incoming packets which was removed during a refactor.

We also enable logging to a "vscode.txt" file for each lldb-vscode test by creating the log file in the build artifacts directory for each test. This allows users to see the packets for their tests if needed and the log file is in a directory that will be removed after tests have been run.

Reviewers: labath, aadsm, serhiy.redko, jankratochvil, xiaobai, wallace

Subscribers: lldb-commits

Tags: #lldb

Differential Revision: https://reviews.llvm.org/D74566
The file was modifiedlldb/tools/lldb-vscode/VSCode.cpp
The file was modifiedlldb/packages/Python/lldbsuite/test/tools/lldb-vscode/lldbvscode_testcase.py
The file was modifiedlldb/packages/Python/lldbsuite/test/tools/lldb-vscode/vscode.py
Commit bb51d243308dbcc9a8c73180ae7b9e47b98e68fb by Yuanfang Chen
Revert "Revert "Reland "[Support] make report_fatal_error `abort` instead of `exit`"""

This reverts commit 80a34ae31125aa46dcad47162ba45b152aed968d with fixes.

On bots llvm-clang-x86_64-expensive-checks-ubuntu and
llvm-clang-x86_64-expensive-checks-debian only,
llc returns 0 for these two tests unexpectedly. I tweaked the RUN line a little
bit in the hope that LIT is the culprit since this change is not in the
codepath these tests are testing.
llvm\test\CodeGen\X86\inline-asm-avx-v-constraint-32bit.ll
llvm\test\CodeGen\X86\inline-asm-avx512vl-v-constraint-32bit.ll
The file was modifiedllvm/test/MachineVerifier/verify-regops.mir
The file was modifiedllvm/test/CodeGen/PowerPC/lower-globaladdr64-aix.ll
The file was modifiedllvm/test/MachineVerifier/test_g_sextload.mir
The file was modifiedllvm/test/MC/X86/AlignedBundling/lock-without-bundle-mode-error.s
The file was modifiedllvm/test/Assembler/invalid-datalayout4.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/insertelement.ll
The file was modifiedllvm/test/MC/Mips/micromips64-unsupported.s
The file was modifiedllvm/test/CodeGen/Mips/fpxx.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-type-i32.ll
The file was modifiedllvm/test/CodeGen/PowerPC/codemodel.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-nand.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/unsupported-image-a16.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-pos-size.mir
The file was modifiedllvm/test/CodeGen/Hexagon/verify-liveness-at-def.mir
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/unsupported-mips32.ll
The file was modifiedllvm/test/MachineVerifier/verifier-generic-types-1.mir
The file was modifiedllvm/test/CodeGen/X86/clwb.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout24.ll
The file was modifiedllvm/test/CodeGen/RISCV/module-target-abi2.ll
The file was modifiedllvm/test/MC/Mips/micromips64r6-unsupported.s
The file was modifiedllvm/test/CodeGen/X86/expand-integer-x86_64-intrinsic-error.ll
The file was modifiedllvm/test/CodeGen/NVPTX/libcall-instruction.ll
The file was modifiedllvm/test/tools/llvm-readobj/COFF/arm64-many-epilogs.s
The file was modifiedllvm/test/CodeGen/Lanai/codemodel.ll
The file was modifiedllvm/test/MachineVerifier/test_g_merge_values.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-user-defined-memcpy.ll
The file was modifiedllvm/test/MachineVerifier/verifier-pseudo-terminators.mir
The file was modifiedllvm/test/MachineVerifier/test_g_constant.mir
The file was modifiedllvm/test/CodeGen/MIR/X86/tied-physical-regs-match.mir
The file was modifiedllvm/test/MachineVerifier/test_g_fconstant.mir
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r2-64.ll
The file was modifiedllvm/test/MachineVerifier/test_g_intrinsic_w_side_effects.mir
The file was modifiedllvm/test/CodeGen/X86/equiv_with_vardef.ll
The file was modifiedllvm/include/llvm/Support/ErrorHandling.h
The file was modifiedllvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.release.all.ll
The file was modifiedllvm/test/Object/coff-invalid.test
The file was modifiedllvm/test/CodeGen/SPARC/fail-alloca-align.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/lds-initializer.ll
The file was modifiedllvm/test/MC/Mips/nooddspreg-cmdarg.s
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-subtarget-change-error.s
The file was modifiedllvm/test/Transforms/GCOVProfiling/version.ll
The file was modifiedllvm/test/CodeGen/Mips/mips64r6/compatibility.ll
The file was modifiedllvm/test/MachineVerifier/test_g_extract.mir
The file was modifiedllvm/test/DebugInfo/COFF/types-recursive-unnamed.ll
The file was modifiedpolly/test/JSONExporter/ImportContext/ImportContext-Wrong-dimension.ll
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-call.mir
The file was modifiedllvm/test/CodeGen/XCore/codemodel.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-pos-size.mir
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Not-enough-MemAcc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-data.ll
The file was modifiedllvm/test/Assembler/datalayout-invalid-stack-natural-alignment.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout22.ll
The file was modifiedllvm/test/MachineVerifier/test_g_shuffle_vector.mir
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r0.ll
The file was modifiedllvm/test/CodeGen/Mips/micromips64-unsupported.ll
The file was modifiedllvm/test/CodeGen/Mips/fp64a.ll
The file was modifiedllvm/test/MachineVerifier/verifier-generic-types-2.mir
The file was modifiedllvm/test/Transforms/FunctionImport/not-prevailing.ll
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/unsupported-micromips.ll
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-args-error.ll
The file was modifiedllvm/test/CodeGen/ARM/ssat-v4t.ll
The file was modifiedllvm/test/Object/elf-invalid-phdr.test
The file was modifiedllvm/test/Assembler/datalayout-invalid-function-ptr-alignment.ll
The file was modifiedllvm/test/CodeGen/Mips/cpus-no-mips64.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-unmerge-values-xfail.mir
The file was modifiedllvm/test/CodeGen/WebAssembly/offset-atomics.ll
The file was modifiedllvm/test/MachineVerifier/test_g_icmp.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-pos-size.mir
The file was modifiedllvm/test/Object/wasm-invalid-file.yaml
The file was modifiedllvm/test/CodeGen/ARM/usat-v4t.ll
The file was modifiedllvm/test/MachineVerifier/live-ins-02.mir
The file was modifiedllvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-offset.mir
The file was modifiedllvm/test/CodeGen/WebAssembly/cpus.ll
The file was modifiedllvm/test/MC/PowerPC/pr24686.s
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-block.ll
The file was modifiedpolly/test/JSONExporter/ImportSchedule/ImportSchedule-Statements-mispelled.ll
The file was modifiedllvm/test/CodeGen/PowerPC/lower-globaladdr32-aix.ll
The file was modifiedpolly/test/JSONExporter/ImportSchedule/ImportSchedule-Wrong-number-statements.ll
The file was modifiedllvm/test/MC/X86/reloc-bss.s
The file was modifiedllvm/test/CodeGen/AMDGPU/at-least-one-def-value-assert.mir
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-No-sizes-key.ll
The file was modifiedllvm/test/MC/RISCV/mattr-invalid-combination.s
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-error.ll
The file was modifiedllvm/test/MC/Disassembler/AMDGPU/si-support.txt
The file was modifiedllvm/test/MachineVerifier/test_g_add.mir
The file was modifiedllvm/test/CodeGen/RISCV/target-abi-valid.ll
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-No-name.ll
The file was modifiedllvm/test/CodeGen/ARM/special-reg-v8m-base.ll
The file was modifiedllvm/test/MC/WebAssembly/blockaddress.ll
The file was modifiedllvm/test/CodeGen/ARM/ssat-upper.ll
The file was modifiedllvm/test/CodeGen/ARM/special-reg-v8m-main.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dext-pos.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/div_i128.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-06.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-named-reg-notareg.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-pos.mir
The file was modifiedllvm/test/CodeGen/SystemZ/mverify-optypes.mir
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Not-enough-statements.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-type-i64.ll
The file was modifiedllvm/test/CodeGen/Mips/Fast-ISel/double-arg.ll
The file was modifiedllvm/test/CodeGen/SystemZ/mnop-mcount-02.ll
The file was modifiedllvm/test/CodeGen/X86/coff-comdat2.ll
The file was modifiedllvm/test/MachineVerifier/test_g_inttoptr.mir
The file was modifiedllvm/test/MC/PowerPC/ppc64-localentry-error2.s
The file was modifiedllvm/test/CodeGen/Mips/msa/3r-a.ll
The file was modifiedllvm/test/MC/X86/invalid-sleb.s
The file was modifiedllvm/test/CodeGen/Generic/llc-start-stop.ll
The file was modifiedllvm/test/CodeGen/Mips/cpus.ll
The file was modifiedllvm/test/MachineVerifier/test_memccpy_intrinsics.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout17.ll
The file was modifiedllvm/test/CodeGen/ARM/named-reg-notareg.ll
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-function.ll
The file was modifiedllvm/test/CodeGen/ARM/machine-verifier.mir
The file was modifiedllvm/test/CodeGen/Mips/mips32r6/compatibility.ll
The file was modifiedllvm/test/MC/PowerPC/ppc64-localentry-error1.s
The file was modifiedllvm/test/MachineVerifier/test_g_ptr_add.mir
The file was modifiedllvm/test/CodeGen/MIR/X86/machine-verifier.mir
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Statements-mispelled.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-lock-option-error.s
The file was modifiedllvm/test/Assembler/invalid-datalayout11.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-reloc.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout21.ll
The file was modifiedllvm/test/MC/ELF/ARM/bss-non-zero-value.s
The file was modifiedllvm/test/CodeGen/AArch64/arm64-tls-initial-exec.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-xor3.xfail.mir
The file was modifiedllvm/test/Object/wasm-string-outside-section.test
The file was modifiedllvm/test/CodeGen/ARM/codemodel.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-07.ll
The file was modifiedllvm/test/CodeGen/X86/named-reg-alloc.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-size.mir
The file was modifiedllvm/test/CodeGen/RISCV/rv32e.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll
The file was modifiedllvm/test/CodeGen/SPARC/sret-secondary.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/exception.ll
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Undeclared-ScopArrayInfo.ll
The file was modifiedllvm/test/CodeGen/SystemZ/mrecord-mcount-02.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/branch-relax-spill.ll
The file was modifiedllvm/test/CodeGen/Mips/msa/immediates-bad.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/call-translator-musttail.ll
The file was modifiedllvm/test/CodeGen/X86/fast-isel-args-fail2.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/unlock-without-lock-error.s
The file was modifiedllvm/test/MachineVerifier/test_g_dyn_stackalloc.mir
The file was modifiedllvm/test/CodeGen/XCore/section-name.ll
The file was modifiedllvm/test/CodeGen/ARM/usat-lower.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-08.ll
The file was modifiedllvm/test/MC/X86/encoder-fail.s
The file was modifiedllvm/test/Assembler/invalid-datalayout1.ll
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Bad-relation.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/verify-sop.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-pos.mir
The file was modifiedllvm/test/MC/COFF/section-comdat-conflict2.s
The file was modifiedllvm/test/CodeGen/X86/invalid-liveness.mir
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-group-too-large-error.s
The file was modifiedllvm/test/MC/ARM/Windows/invalid-relocation.s
The file was modifiedllvm/test/MachineVerifier/verify-selected.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout19.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/flat-error-unsupported-gpu-hsa.ll
The file was modifiedllvm/test/CodeGen/SPARC/codemodel.ll
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-line.ll
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Relation-mispelled.ll
The file was modifiedllvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-register.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout15.ll
The file was modifiedllvm/test/MachineVerifier/live-ins-01.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-size.mir
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-03.ll
The file was modifiedllvm/test/MachineVerifier/verifier-implicit-virtreg-invalid-physreg-liveness.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-pos-size.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/lds-zero-initializer.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-pos-size.mir
The file was modifiedllvm/test/CodeGen/XCore/alignment.ll
The file was removedllvm/test/Other/close-stderr.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout9.ll
The file was modifiedllvm/test/CodeGen/X86/codemodel.ll
The file was modifiedllvm/test/CodeGen/X86/label-redefinition.ll
The file was modifiedllvm/test/CodeGen/ARM/named-reg-alloc.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-07.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout20.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-named-reg-alloc.ll
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-Mispelled-type.ll
The file was modifiedllvm/test/CodeGen/X86/nonconst-static-ev.ll
The file was modifiedpolly/test/JSONExporter/ImportContext/ImportContext-Not-parameter-set.ll
The file was modifiedllvm/docs/ProgrammersManual.rst
The file was modifiedllvm/test/CodeGen/X86/inline-asm-avx-v-constraint-32bit.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-subtarget.ll
The file was modifiedllvm/test/CodeGen/Generic/llc-start-stop-instance-errors.ll
The file was modifiedllvm/test/CodeGen/X86/read-fp-no-frame-pointer.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-pos.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-size.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-cc-altivec.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-04.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout5.ll
The file was modifiedllvm/test/CodeGen/Hexagon/misaligned-const-store.ll
The file was modifiedllvm/test/CodeGen/Mips/Fast-ISel/fast-isel-softfloat-lower-args.ll
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-tailcall.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-toc.ll
The file was modifiedllvm/test/MC/ELF/common-error3.s
The file was modifiedllvm/test/MachineVerifier/test_copy.mir
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-No-type-key.ll
The file was modifiedllvm/test/CodeGen/NVPTX/fsin-no-fast-math.ll
The file was modifiedclang/unittests/libclang/CrashTests/LibclangCrashTest.cpp
The file was modifiedllvm/test/CodeGen/X86/cpus-no-x86_64.ll
The file was modifiedllvm/test/CodeGen/X86/inalloca-regparm.ll
The file was modifiedllvm/test/CodeGen/BPF/xadd.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/tls-general-dynamic.ll
The file was modifiedllvm/test/MC/MachO/variable-errors.s
The file was modifiedllvm/test/MachineVerifier/verifier-generic-extend-truncate.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-pos-size.mir
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-04.ll
The file was modifiedllvm/test/MachineVerifier/test_phis_precede_nonphis.mir
The file was modifiedllvm/test/CodeGen/RISCV/musttail-call.ll
The file was modifiedllvm/test/MachineVerifier/test_g_build_vector.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir
The file was modifiedllvm/test/CodeGen/Hexagon/misaligned-const-load.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-size.mir
The file was modifiedpolly/test/JSONExporter/ImportSchedule/ImportSchedule-Schedule-not-valid.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout2.ll
The file was modifiedllvm/test/CodeGen/X86/equiv_with_fndef.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-trampoline.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-05.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout-program-addrspace.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-pos.mir
The file was modifiedllvm/test/Bitcode/function-default-address-spaces.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-size.mir
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r2.ll
The file was modifiedllvm/test/CodeGen/AArch64/tiny_supported.ll
The file was modifiedllvm/test/CodeGen/X86/llc-print-machineinstrs.mir
The file was modifiedllvm/test/MachineVerifier/test_g_bitcast.mir
The file was modifiedllvm/test/MachineVerifier/verify-regbankselected.mir
The file was modifiedllvm/test/CodeGen/RISCV/module-target-abi.ll
The file was modifiedllvm/test/Assembler/getInt.ll
The file was modifiedllvm/test/CodeGen/ARM/ssat-lower.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-02.ll
The file was modifiedllvm/test/MachineVerifier/test_g_trunc.mir
The file was modifiedllvm/test/LTO/X86/attrs.ll
The file was modifiedllvm/test/CodeGen/X86/inline-asm-avx512vl-v-constraint-32bit.ll
The file was modifiedllvm/test/MachineVerifier/live-ins-03.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-xchg-flat.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout23.ll
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Wrong-number-dimensions.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/no-neon-no-fp.ll
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-ret-error.ll
The file was modifiedllvm/test/MachineVerifier/test_g_select.mir
The file was modifiedclang-tools-extra/test/clang-tidy/infrastructure/empty-database.cpp
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-03.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout3.ll
The file was modifiedllvm/test/MachineVerifier/test_copy_mismatch_types.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-pos.mir
The file was modifiedllvm/test/MC/ARM/AlignedBundling/illegal-subtarget-change.s
The file was modifiedllvm/test/CodeGen/X86/segmented-stacks.ll
The file was modifiedllvm/test/MachineVerifier/test_g_load.mir
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-01.ll
The file was modifiedllvm/test/CodeGen/X86/cpus-intel-no-x86_64.ll
The file was modifiedllvm/test/CodeGen/NVPTX/alias.ll
The file was modifiedllvm/test/CodeGen/X86/coff-comdat3.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout14.ll
The file was modifiedllvm/test/CodeGen/NVPTX/libcall-intrinsic.ll
The file was modifiedllvm/test/CodeGen/ARM/special-reg-mcore.ll
The file was modifiedllvm/test/tools/llvm-lto2/X86/pipeline.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-lcomm.ll
The file was modifiedllvm/test/MC/ELF/section-numeric-invalid-type.s
The file was modifiedllvm/test/CodeGen/X86/AppendingLinkage.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout16.ll
The file was modifiedllvm/test/CodeGen/NVPTX/global-dtor.ll
The file was modifiedllvm/test/MachineVerifier/test_g_store.mir
The file was modifiedllvm/test/MachineVerifier/test_g_ptrtoint.mir
The file was modifiedllvm/test/MC/X86/check-end-of-data-region.s
The file was modifiedllvm/test/CodeGen/AMDGPU/call-to-kernel-undefined.ll
The file was modifiedllvm/test/MachineVerifier/test_g_fcmp.mir
The file was modifiedllvm/test/MachineVerifier/test_g_jump_table.mir
The file was modifiedllvm/test/CodeGen/ARM/special-reg-acore.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout6.ll
The file was modifiedllvm/test/CodeGen/X86/macho-comdat.ll
The file was modifiedllvm/test/Transforms/InstCombine/limit-max-iterations.ll
The file was modifiedllvm/test/MachineVerifier/test_g_insert.mir
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-Negative-size.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout18.ll
The file was modifiedllvm/test/CodeGen/X86/cpus-amd-no-x86_64.ll
The file was modifiedllvm/test/CodeGen/ARM/usat-upper.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-illegal-copy.mir
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-64-error.ll
The file was modifiedllvm/test/CodeGen/RISCV/get-register-invalid.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/cc-sgpr-over-limit.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-pos-size.mir
The file was modifiedllvm/test/MachineVerifier/test_g_build_vector_trunc.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-pos.mir
The file was modifiedllvm/test/MC/WebAssembly/data-symbol-in-text-section.ll
The file was modifiedllvm/test/Other/optimization-remarks-inline.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout12.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-size.mir
The file was modifiedpolly/test/Isl/CodeGen/MemAccess/bad_alignment.ll
The file was modifiedllvm/test/CodeGen/NVPTX/global-ctor.ll
The file was modifiedllvm/test/TableGen/HwModeSelect.td
The file was modifiedllvm/test/Bitcode/invalid-functionptr-align.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout10.ll
The file was modifiedllvm/test/CodeGen/SystemZ/codemodel.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-06.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-05.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-size.mir
The file was modifiedllvm/test/MachineVerifier/verifier-phi-fail0.mir
The file was modifiedllvm/test/MachineVerifier/test_g_concat_vectors.mir
The file was modifiedllvm/test/CodeGen/RISCV/get-register-reserve.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-02.ll
The file was modifiedllvm/lib/Support/ErrorHandling.cpp
The file was modifiedllvm/test/CodeGen/BPF/sdiv_error.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-jump-table.mir
The file was modifiedllvm/test/MC/COFF/section-comdat-conflict.s
The file was modifiedllvm/test/Object/invalid.test
The file was modifiedllvm/test/CodeGen/RISCV/mattr-invalid-combination.ll
The file was modifiedllvm/test/MachineVerifier/test_g_brjt.mir
The file was modifiedllvm/test/MachineVerifier/test_g_sext_inreg.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-nest-param.ll
The file was modifiedllvm/test/MachineVerifier/test_g_addrspacecast.mir
The file was modifiedpolly/test/JSONExporter/ImportContext/ImportContext-Unvalid-Context.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-byval-param.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll
The file was modifiedllvm/test/tools/llvm-readobj/COFF/arm64-win-error2.s
The file was modifiedllvm/test/Assembler/invalid-datalayout-alloca-addrspace.ll
The file was modifiedllvm/test/CodeGen/X86/named-reg-notareg.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout13.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout8.ll
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/avoid-matchtable-crash.mir
The file was modifiedllvm/test/MachineVerifier/test_g_phi.mir
The file was modifiedpolly/test/JSONExporter/ImportSchedule/ImportSchedule-No-schedule-key.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-data-only-notoc.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/lds-zero-initializer.ll
The file was modifiedllvm/test/CodeGen/NVPTX/fcos-no-fast-math.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout7.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dext-size.mir
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-invalid.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/switch-section-locked-error.s
The file was modifiedllvm/test/MachineVerifier/test_g_zextload.mir
The file was modifiedllvm/test/CodeGen/ARM/ldc2l.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/call-to-kernel.ll
The file was modifiedllvm/test/CodeGen/ARM/stc2.ll
The file was modifiedlld/test/ELF/lto/ltopasses-custom.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-pos.mir
The file was modifiedllvm/test/CodeGen/Generic/opt-codegen-no-target-machine.ll
The file was modifiedpolly/test/JSONExporter/ImportContext/ImportContext-Context-mispelled.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.sema.release.all.ll
The file was modifiedllvm/test/CodeGen/PowerPC/ppc64-icbt-pwr7.ll
The file was modifiedllvm/test/CodeGen/RISCV/verify-instr.mir
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-No-accesses-key.ll
The file was modifiedllvm/test/CodeGen/X86/nonconst-static-iv.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/clear-cache.ll
The file was modifiedllvm/test/CodeGen/AArch64/fast-isel-sp-adjust.ll
The file was modifiedllvm/test/Bitcode/invalid.test
The file was modifiedllvm/test/MachineVerifier/test_g_intrinsic.mir
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-args-error.ll
Commit 17122ec10ab40be43e297c7663f28d83907831e4 by Yuanfang Chen
Revert "Revert "Revert "Reland "[Support] make report_fatal_error `abort` instead of `exit`""""

This reverts commit bb51d243308dbcc9a8c73180ae7b9e47b98e68fb.
The file was modifiedllvm/test/CodeGen/MIR/X86/tied-physical-regs-match.mir
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-03.ll
The file was modifiedllvm/test/tools/llvm-readobj/COFF/arm64-many-epilogs.s
The file was modifiedllvm/test/MachineVerifier/test_g_store.mir
The file was modifiedllvm/test/Bitcode/invalid-functionptr-align.ll
The file was modifiedllvm/test/CodeGen/Mips/msa/3r-a.ll
The file was modifiedllvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-register.mir
The file was modifiedllvm/test/Other/optimization-remarks-inline.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/call-to-kernel.ll
The file was modifiedpolly/test/Isl/CodeGen/MemAccess/bad_alignment.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-01.ll
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-tailcall.mir
The file was modifiedllvm/test/CodeGen/X86/named-reg-alloc.ll
The file was modifiedllvm/test/MachineVerifier/test_g_addrspacecast.mir
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-04.ll
The file was modifiedllvm/test/MachineVerifier/verifier-pseudo-terminators.mir
The file was modifiedllvm/test/MachineVerifier/verifier-generic-types-2.mir
The file was modifiedpolly/test/JSONExporter/ImportContext/ImportContext-Context-mispelled.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout19.ll
The file was modifiedllvm/test/CodeGen/X86/coff-comdat2.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/call-to-kernel-undefined.ll
The file was modifiedllvm/include/llvm/Support/ErrorHandling.h
The file was modifiedllvm/test/Transforms/GCOVProfiling/version.ll
The file was modifiedllvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-offset.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-pos-size.mir
The file was modifiedllvm/test/MachineVerifier/test_g_shuffle_vector.mir
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Not-enough-MemAcc.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-tls-initial-exec.ll
The file was modifiedllvm/test/MC/ARM/Windows/invalid-relocation.s
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Bad-relation.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout8.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-07.ll
The file was modifiedpolly/test/JSONExporter/ImportSchedule/ImportSchedule-Statements-mispelled.ll
The file was modifiedllvm/test/CodeGen/SystemZ/mrecord-mcount-02.ll
The file was modifiedllvm/test/CodeGen/X86/nonconst-static-ev.ll
The file was modifiedllvm/test/MachineVerifier/test_g_intrinsic.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout18.ll
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Relation-mispelled.ll
The file was modifiedllvm/test/MachineVerifier/live-ins-01.mir
The file was modifiedllvm/test/MC/Mips/micromips64r6-unsupported.s
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-02.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-size.mir
The file was modifiedllvm/test/CodeGen/RISCV/target-abi-valid.ll
The file was modifiedllvm/test/CodeGen/ARM/ssat-v4t.ll
The file was modifiedllvm/test/CodeGen/Hexagon/misaligned-const-store.ll
The file was modifiedllvm/docs/ProgrammersManual.rst
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/no-neon-no-fp.ll
The file was modifiedllvm/test/CodeGen/PowerPC/lower-globaladdr64-aix.ll
The file was modifiedllvm/test/CodeGen/RISCV/module-target-abi.ll
The file was modifiedllvm/test/CodeGen/BPF/sdiv_error.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/clear-cache.ll
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-No-sizes-key.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.sema.release.all.ll
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-args-error.ll
The file was modifiedllvm/test/CodeGen/Hexagon/misaligned-const-load.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/cpus.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dext-pos.mir
The file was modifiedllvm/test/MachineVerifier/test_g_ptrtoint.mir
The file was modifiedllvm/test/MachineVerifier/verify-regbankselected.mir
The file was modifiedllvm/test/MachineVerifier/test_g_insert.mir
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/unsupported-micromips.ll
The file was modifiedllvm/test/MachineVerifier/test_g_inttoptr.mir
The file was modifiedllvm/test/MC/ELF/common-error3.s
The file was modifiedllvm/test/MC/X86/AlignedBundling/unlock-without-lock-error.s
The file was modifiedllvm/test/CodeGen/Mips/cpus.ll
The file was modifiedllvm/test/CodeGen/SystemZ/mnop-mcount-02.ll
The file was modifiedllvm/test/MachineVerifier/test_g_add.mir
The file was modifiedllvm/test/CodeGen/Mips/msa/immediates-bad.ll
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r2.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout12.ll
The file was modifiedllvm/test/CodeGen/NVPTX/global-dtor.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-user-defined-memcpy.ll
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-function.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-size.mir
The file was modifiedllvm/test/CodeGen/RISCV/get-register-reserve.ll
The file was modifiedllvm/test/MC/COFF/section-comdat-conflict.s
The file was modifiedllvm/test/Assembler/invalid-datalayout21.ll
The file was modifiedllvm/test/CodeGen/ARM/special-reg-v8m-main.ll
The file was modifiedpolly/test/JSONExporter/ImportSchedule/ImportSchedule-No-schedule-key.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-subtarget.ll
The file was modifiedllvm/test/CodeGen/Mips/Fast-ISel/fast-isel-softfloat-lower-args.ll
The file was modifiedllvm/test/CodeGen/X86/inline-asm-avx512vl-v-constraint-32bit.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/cc-sgpr-over-limit.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-pos-size.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-pos-size.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-pos.mir
The file was modifiedllvm/test/MachineVerifier/test_g_extract.mir
The file was modifiedllvm/test/CodeGen/WebAssembly/offset-atomics.ll
The file was modifiedllvm/test/MachineVerifier/test_g_intrinsic_w_side_effects.mir
The file was modifiedllvm/test/Assembler/getInt.ll
The file was modifiedllvm/test/CodeGen/X86/clwb.ll
The file was modifiedllvm/test/CodeGen/RISCV/verify-instr.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-size.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-cc-altivec.ll
The file was modifiedllvm/test/CodeGen/SPARC/fail-alloca-align.ll
The file was modifiedllvm/test/CodeGen/X86/invalid-liveness.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/unsupported-image-a16.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-pos.mir
The file was modifiedllvm/test/CodeGen/AArch64/fast-isel-sp-adjust.ll
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r0.ll
The file was modifiedllvm/test/MachineVerifier/live-ins-02.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout23.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-group-too-large-error.s
The file was modifiedllvm/test/CodeGen/X86/segmented-stacks.ll
The file was modifiedllvm/test/MachineVerifier/test_g_constant.mir
The file was modifiedllvm/test/LTO/X86/attrs.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout5.ll
The file was modifiedllvm/test/CodeGen/X86/cpus-amd-no-x86_64.ll
The file was modifiedllvm/test/CodeGen/X86/nonconst-static-iv.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-06.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/flat-error-unsupported-gpu-hsa.ll
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-Mispelled-type.ll
The file was modifiedllvm/test/MC/PowerPC/ppc64-localentry-error1.s
The file was modifiedllvm/test/MC/X86/AlignedBundling/switch-section-locked-error.s
The file was modifiedpolly/test/JSONExporter/ImportSchedule/ImportSchedule-Wrong-number-statements.ll
The file was modifiedllvm/test/MachineVerifier/test_phis_precede_nonphis.mir
The file was addedllvm/test/Other/close-stderr.ll
The file was modifiedllvm/test/tools/llvm-lto2/X86/pipeline.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-xchg-flat.mir
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-ret-error.ll
The file was modifiedllvm/test/CodeGen/X86/expand-integer-x86_64-intrinsic-error.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/lds-zero-initializer.ll
The file was modifiedllvm/test/CodeGen/PowerPC/ppc64-icbt-pwr7.ll
The file was modifiedllvm/test/CodeGen/Mips/micromips64-unsupported.ll
The file was modifiedllvm/test/MachineVerifier/test_g_zextload.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-type-i32.ll
The file was modifiedllvm/test/CodeGen/Mips/cpus-no-mips64.ll
The file was modifiedllvm/test/MachineVerifier/test_g_sext_inreg.mir
The file was modifiedllvm/test/Object/elf-invalid-phdr.test
The file was modifiedllvm/test/MC/PowerPC/ppc64-localentry-error2.s
The file was modifiedllvm/test/CodeGen/ARM/ldc2l.ll
The file was modifiedllvm/test/CodeGen/Mips/mips64r6/compatibility.ll
The file was modifiedllvm/test/CodeGen/RISCV/rv32e.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/exception.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-subtarget-change-error.s
The file was modifiedllvm/test/MachineVerifier/test_g_dyn_stackalloc.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-size.mir
The file was modifiedllvm/test/CodeGen/X86/read-fp-no-frame-pointer.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-size.mir
The file was modifiedllvm/test/Assembler/datalayout-invalid-stack-natural-alignment.ll
The file was modifiedllvm/test/CodeGen/Mips/Fast-ISel/double-arg.ll
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-No-accesses-key.ll
The file was modifiedllvm/test/Object/wasm-string-outside-section.test
The file was modifiedllvm/test/MachineVerifier/test_g_fconstant.mir
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-No-type-key.ll
The file was modifiedllvm/test/CodeGen/Hexagon/verify-liveness-at-def.mir
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-05.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-lock-option-error.s
The file was modifiedllvm/test/MachineVerifier/test_g_brjt.mir
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r2-64.ll
The file was modifiedllvm/test/MC/ELF/ARM/bss-non-zero-value.s
The file was modifiedclang-tools-extra/test/clang-tidy/infrastructure/empty-database.cpp
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir
The file was modifiedllvm/test/CodeGen/X86/cpus-intel-no-x86_64.ll
The file was modifiedllvm/test/MachineVerifier/test_g_bitcast.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/verify-sop.mir
The file was modifiedpolly/test/JSONExporter/ImportContext/ImportContext-Not-parameter-set.ll
The file was modifiedllvm/test/CodeGen/RISCV/module-target-abi2.ll
The file was modifiedllvm/test/CodeGen/XCore/alignment.ll
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Not-enough-statements.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout24.ll
The file was modifiedllvm/test/MC/ARM/AlignedBundling/illegal-subtarget-change.s
The file was modifiedpolly/test/JSONExporter/ImportContext/ImportContext-Wrong-dimension.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout4.ll
The file was modifiedllvm/test/TableGen/HwModeSelect.td
The file was modifiedllvm/test/CodeGen/ARM/special-reg-mcore.ll
The file was modifiedllvm/test/CodeGen/PowerPC/lower-globaladdr32-aix.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/div_i128.ll
The file was modifiedllvm/test/CodeGen/NVPTX/fcos-no-fast-math.ll
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-Negative-size.ll
The file was modifiedllvm/test/CodeGen/ARM/named-reg-notareg.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout14.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-jump-table.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout-alloca-addrspace.ll
The file was modifiedllvm/test/MachineVerifier/test_g_trunc.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/lds-initializer.ll
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-64-error.ll
The file was modifiedllvm/test/MC/WebAssembly/data-symbol-in-text-section.ll
The file was modifiedllvm/test/CodeGen/Mips/fpxx.ll
The file was modifiedllvm/test/CodeGen/ARM/machine-verifier.mir
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-02.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/at-least-one-def-value-assert.mir
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-invalid.ll
The file was modifiedllvm/test/MachineVerifier/test_g_merge_values.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout3.ll
The file was modifiedllvm/test/CodeGen/ARM/special-reg-acore.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/call-translator-musttail.ll
The file was modifiedllvm/test/MachineVerifier/test_memccpy_intrinsics.mir
The file was modifiedllvm/test/CodeGen/ARM/usat-lower.ll
The file was modifiedclang/unittests/libclang/CrashTests/LibclangCrashTest.cpp
The file was modifiedllvm/test/CodeGen/X86/equiv_with_fndef.ll
The file was modifiedllvm/test/CodeGen/PowerPC/codemodel.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-pos.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-pos-size.mir
The file was modifiedllvm/test/MachineVerifier/test_g_select.mir
The file was modifiedllvm/test/tools/llvm-readobj/COFF/arm64-win-error2.s
The file was modifiedllvm/test/MC/Mips/nooddspreg-cmdarg.s
The file was modifiedllvm/test/CodeGen/RISCV/mattr-invalid-combination.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-toc.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-named-reg-alloc.ll
The file was modifiedllvm/test/CodeGen/ARM/codemodel.ll
The file was modifiedllvm/test/MC/MachO/variable-errors.s
The file was modifiedllvm/test/MC/COFF/section-comdat-conflict2.s
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-call.mir
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-08.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout16.ll
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-error.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-pos-size.mir
The file was modifiedllvm/test/MachineVerifier/verifier-generic-types-1.mir
The file was modifiedllvm/test/CodeGen/NVPTX/libcall-instruction.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-04.ll
The file was modifiedllvm/test/MachineVerifier/test_copy_mismatch_types.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-data-only-notoc.ll
The file was modifiedpolly/test/JSONExporter/ImportSchedule/ImportSchedule-Schedule-not-valid.ll
The file was modifiedllvm/test/CodeGen/NVPTX/fsin-no-fast-math.ll
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-block.ll
The file was modifiedllvm/test/CodeGen/Mips/mips32r6/compatibility.ll
The file was modifiedllvm/test/CodeGen/NVPTX/global-ctor.ll
The file was modifiedllvm/test/CodeGen/ARM/ssat-upper.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-07.ll
The file was modifiedllvm/test/CodeGen/X86/inalloca-regparm.ll
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/avoid-matchtable-crash.mir
The file was modifiedllvm/test/MachineVerifier/test_g_fcmp.mir
The file was modifiedllvm/lib/Support/ErrorHandling.cpp
The file was modifiedllvm/test/MachineVerifier/test_g_build_vector.mir
The file was modifiedllvm/test/MC/Disassembler/AMDGPU/si-support.txt
The file was modifiedllvm/test/CodeGen/RISCV/get-register-invalid.ll
The file was modifiedllvm/test/CodeGen/SPARC/sret-secondary.ll
The file was modifiedllvm/test/CodeGen/Lanai/codemodel.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout1.ll
The file was modifiedllvm/test/CodeGen/XCore/section-name.ll
The file was modifiedllvm/test/MachineVerifier/test_g_concat_vectors.mir
The file was modifiedllvm/test/Assembler/datalayout-invalid-function-ptr-alignment.ll
The file was modifiedllvm/test/CodeGen/SystemZ/mverify-optypes.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-pos.mir
The file was modifiedllvm/test/CodeGen/X86/cpus-no-x86_64.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout10.ll
The file was modifiedllvm/test/CodeGen/Generic/llc-start-stop.ll
The file was modifiedllvm/test/CodeGen/Mips/fp64a.ll
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/unsupported-mips32.ll
The file was modifiedllvm/test/MC/RISCV/mattr-invalid-combination.s
The file was modifiedllvm/test/CodeGen/XCore/codemodel.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-pos.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-type-i64.ll
The file was modifiedllvm/test/Transforms/InstCombine/limit-max-iterations.ll
The file was modifiedllvm/test/CodeGen/MIR/X86/machine-verifier.mir
The file was modifiedllvm/test/MachineVerifier/test_g_jump_table.mir
The file was modifiedllvm/test/CodeGen/X86/llc-print-machineinstrs.mir
The file was modifiedllvm/test/CodeGen/ARM/ssat-lower.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-reloc.ll
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Wrong-number-dimensions.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-size.mir
The file was modifiedllvm/test/MachineVerifier/test_g_load.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.release.all.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/insertelement.ll
The file was modifiedllvm/test/MachineVerifier/test_g_ptr_add.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-pos.mir
The file was modifiedllvm/test/CodeGen/Generic/llc-start-stop-instance-errors.ll
The file was modifiedllvm/test/MachineVerifier/test_g_sextload.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout17.ll
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Statements-mispelled.ll
The file was modifiedpolly/test/JSONExporter/ImportContext/ImportContext-Unvalid-Context.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout15.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dext-size.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-illegal-copy.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-byval-param.ll
The file was modifiedllvm/test/MachineVerifier/test_g_build_vector_trunc.mir
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Undeclared-ScopArrayInfo.ll
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-No-name.ll
The file was modifiedllvm/test/CodeGen/X86/named-reg-notareg.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/lds-zero-initializer.ll
The file was modifiedllvm/test/CodeGen/ARM/usat-upper.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout22.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout13.ll
The file was modifiedllvm/test/CodeGen/NVPTX/libcall-intrinsic.ll
The file was modifiedllvm/test/CodeGen/SystemZ/codemodel.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/lock-without-bundle-mode-error.s
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-args-error.ll
The file was modifiedllvm/test/CodeGen/ARM/stc2.ll
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-line.ll
The file was modifiedllvm/test/Transforms/FunctionImport/not-prevailing.ll
The file was modifiedllvm/test/DebugInfo/COFF/types-recursive-unnamed.ll
The file was modifiedllvm/test/MC/Mips/micromips64-unsupported.s
The file was modifiedllvm/test/Assembler/invalid-datalayout7.ll
The file was modifiedllvm/test/MC/X86/invalid-sleb.s
The file was modifiedllvm/test/CodeGen/AMDGPU/branch-relax-spill.ll
The file was modifiedllvm/test/CodeGen/X86/inline-asm-avx-v-constraint-32bit.ll
The file was modifiedllvm/test/Object/coff-invalid.test
The file was modifiedllvm/test/MC/X86/encoder-fail.s
The file was modifiedllvm/test/Object/wasm-invalid-file.yaml
The file was modifiedllvm/test/MachineVerifier/verify-selected.mir
The file was modifiedllvm/test/CodeGen/AArch64/tiny_supported.ll
The file was modifiedllvm/test/CodeGen/X86/coff-comdat3.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir
The file was modifiedllvm/test/CodeGen/RISCV/musttail-call.ll
The file was modifiedllvm/test/MachineVerifier/live-ins-03.mir
The file was modifiedllvm/test/CodeGen/X86/fast-isel-args-fail2.ll
The file was modifiedllvm/test/CodeGen/X86/codemodel.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-named-reg-notareg.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-pos.mir
The file was modifiedllvm/test/MachineVerifier/verifier-implicit-virtreg-invalid-physreg-liveness.mir
The file was modifiedllvm/test/MachineVerifier/verify-regops.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-size.mir
The file was modifiedllvm/test/MachineVerifier/test_g_icmp.mir
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-03.ll
The file was modifiedllvm/test/CodeGen/X86/AppendingLinkage.ll
The file was modifiedllvm/test/MachineVerifier/test_g_phi.mir
The file was modifiedllvm/test/CodeGen/ARM/special-reg-v8m-base.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout11.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout-program-addrspace.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout6.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-05.ll
The file was modifiedllvm/test/MachineVerifier/verifier-generic-extend-truncate.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout20.ll
The file was modifiedllvm/test/CodeGen/SPARC/codemodel.ll
The file was modifiedllvm/test/Bitcode/function-default-address-spaces.ll
The file was modifiedllvm/test/MC/X86/reloc-bss.s
The file was modifiedllvm/test/CodeGen/X86/macho-comdat.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-xor3.xfail.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-nand.mir
The file was modifiedllvm/test/CodeGen/X86/label-redefinition.ll
The file was modifiedllvm/test/CodeGen/BPF/xadd.ll
The file was modifiedllvm/test/CodeGen/ARM/named-reg-alloc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-data.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/tls-general-dynamic.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-lcomm.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-pos-size.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout9.ll
The file was modifiedllvm/test/CodeGen/X86/equiv_with_vardef.ll
The file was modifiedllvm/test/Bitcode/invalid.test
The file was modifiedllvm/test/Assembler/invalid-datalayout2.ll
The file was modifiedllvm/test/CodeGen/Generic/opt-codegen-no-target-machine.ll
The file was modifiedllvm/test/MC/PowerPC/pr24686.s
The file was modifiedllvm/test/MC/WebAssembly/blockaddress.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-unmerge-values-xfail.mir
The file was modifiedllvm/test/CodeGen/ARM/usat-v4t.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-nest-param.ll
The file was modifiedllvm/test/MachineVerifier/test_copy.mir
The file was modifiedllvm/test/MachineVerifier/verifier-phi-fail0.mir
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-06.ll
The file was modifiedllvm/test/MC/X86/check-end-of-data-region.s
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-pos-size.mir
The file was modifiedllvm/test/CodeGen/NVPTX/alias.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll
The file was modifiedllvm/test/MC/ELF/section-numeric-invalid-type.s
The file was modifiedllvm/test/CodeGen/PowerPC/aix-trampoline.ll
The file was modifiedllvm/test/Object/invalid.test
The file was modifiedlld/test/ELF/lto/ltopasses-custom.ll
Commit 4ad76852584480b646d1ce360202e18591ea8938 by Yuanfang Chen
Revert "Revert "Reland "[Support] make report_fatal_error `abort` instead of `exit`"""

This reverts commit 80a34ae31125aa46dcad47162ba45b152aed968d with fixes.

Previously, since bots turning on EXPENSIVE_CHECKS are essentially turning on
MachineVerifierPass by default on X86 and the fact that
inline-asm-avx-v-constraint-32bit.ll and inline-asm-avx512vl-v-constraint-32bit.ll
are not expected to generate functioning machine code, this would go
down to `report_fatal_error` in MachineVerifierPass. Here passing
`-verify-machineinstrs=0` to make the intent explicit.
The file was modifiedllvm/test/MachineVerifier/verifier-phi-fail0.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout5.ll
The file was modifiedllvm/test/CodeGen/XCore/codemodel.ll
The file was modifiedllvm/test/MachineVerifier/test_g_add.mir
The file was modifiedllvm/test/Bitcode/function-default-address-spaces.ll
The file was modifiedllvm/test/CodeGen/RISCV/verify-instr.mir
The file was modifiedllvm/test/CodeGen/X86/invalid-liveness.mir
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-No-type-key.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/insertelement.ll
The file was modifiedllvm/test/CodeGen/X86/expand-integer-x86_64-intrinsic-error.ll
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-No-sizes-key.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir
The file was modifiedllvm/test/MC/Mips/micromips64-unsupported.s
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-05.ll
The file was modifiedllvm/test/MachineVerifier/verify-regbankselected.mir
The file was modifiedllvm/test/tools/llvm-readobj/COFF/arm64-win-error2.s
The file was modifiedllvm/test/Assembler/invalid-datalayout11.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-trampoline.ll
The file was modifiedllvm/test/CodeGen/AArch64/fast-isel-sp-adjust.ll
The file was modifiedllvm/test/CodeGen/SPARC/sret-secondary.ll
The file was modifiedllvm/test/CodeGen/SystemZ/mrecord-mcount-02.ll
The file was modifiedllvm/test/CodeGen/PowerPC/lower-globaladdr32-aix.ll
The file was modifiedllvm/test/MachineVerifier/test_g_zextload.mir
The file was modifiedllvm/test/Transforms/InstCombine/limit-max-iterations.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-07.ll
The file was modifiedpolly/test/JSONExporter/ImportSchedule/ImportSchedule-Wrong-number-statements.ll
The file was modifiedllvm/lib/Support/ErrorHandling.cpp
The file was modifiedllvm/test/CodeGen/NVPTX/fcos-no-fast-math.ll
The file was modifiedllvm/test/CodeGen/X86/inline-asm-avx512vl-v-constraint-32bit.ll
The file was modifiedllvm/test/MachineVerifier/test_g_insert.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/lds-initializer.ll
The file was modifiedllvm/test/MachineVerifier/test_g_concat_vectors.mir
The file was modifiedllvm/test/CodeGen/PowerPC/codemodel.ll
The file was modifiedllvm/test/MachineVerifier/test_g_extract.mir
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-line.ll
The file was modifiedllvm/test/TableGen/HwModeSelect.td
The file was modifiedllvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-offset.mir
The file was modifiedllvm/test/Bitcode/invalid-functionptr-align.ll
The file was modifiedllvm/test/MachineVerifier/test_g_load.mir
The file was modifiedllvm/test/CodeGen/X86/label-redefinition.ll
The file was modifiedllvm/test/MC/PowerPC/pr24686.s
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-size.mir
The file was modifiedllvm/test/CodeGen/X86/coff-comdat2.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-03.ll
The file was modifiedllvm/test/CodeGen/ARM/usat-lower.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-pos-size.mir
The file was modifiedllvm/test/MC/Mips/nooddspreg-cmdarg.s
The file was modifiedllvm/test/Object/wasm-invalid-file.yaml
The file was modifiedllvm/test/Assembler/invalid-datalayout15.ll
The file was modifiedllvm/test/MachineVerifier/test_g_shuffle_vector.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/call-to-kernel-undefined.ll
The file was modifiedllvm/test/CodeGen/RISCV/module-target-abi2.ll
The file was modifiedllvm/test/MachineVerifier/test_g_build_vector.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout20.ll
The file was modifiedllvm/test/CodeGen/Mips/micromips64-unsupported.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-type-i64.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/switch-section-locked-error.s
The file was modifiedllvm/test/Assembler/invalid-datalayout21.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-jump-table.mir
The file was modifiedllvm/test/MachineVerifier/test_g_select.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/unlock-without-lock-error.s
The file was modifiedllvm/test/MachineVerifier/test_g_constant.mir
The file was modifiedllvm/test/Object/invalid.test
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-args-error.ll
The file was modifiedllvm/test/MachineVerifier/live-ins-03.mir
The file was modifiedllvm/docs/ProgrammersManual.rst
The file was modifiedllvm/test/Assembler/invalid-datalayout23.ll
The file was modifiedllvm/test/CodeGen/ARM/named-reg-alloc.ll
The file was modifiedllvm/test/CodeGen/SystemZ/mnop-mcount-02.ll
The file was modifiedllvm/test/CodeGen/Generic/llc-start-stop.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/cc-sgpr-over-limit.ll
The file was modifiedllvm/test/CodeGen/SPARC/fail-alloca-align.ll
The file was modifiedllvm/test/MC/ARM/AlignedBundling/illegal-subtarget-change.s
The file was modifiedllvm/test/CodeGen/X86/read-fp-no-frame-pointer.ll
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-Mispelled-type.ll
The file was modifiedllvm/test/CodeGen/X86/equiv_with_fndef.ll
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Relation-mispelled.ll
The file was modifiedllvm/test/CodeGen/X86/equiv_with_vardef.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout17.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-01.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-user-defined-memcpy.ll
The file was modifiedllvm/test/MC/X86/invalid-sleb.s
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-Negative-size.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-subtarget.ll
The file was modifiedllvm/test/CodeGen/X86/fast-isel-args-fail2.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-pos.mir
The file was modifiedllvm/test/MachineVerifier/test_g_ptrtoint.mir
The file was modifiedllvm/test/CodeGen/ARM/ssat-upper.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-pos-size.mir
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-06.ll
The file was modifiedllvm/test/MachineVerifier/test_g_fconstant.mir
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Bad-relation.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout1.ll
The file was modifiedllvm/test/CodeGen/ARM/ldc2l.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dext-size.mir
The file was modifiedllvm/test/CodeGen/Mips/msa/3r-a.ll
The file was modifiedllvm/test/MC/ELF/common-error3.s
The file was modifiedllvm/test/CodeGen/WebAssembly/exception.ll
The file was modifiedllvm/test/MachineVerifier/test_g_intrinsic.mir
The file was modifiedllvm/test/CodeGen/X86/cpus-intel-no-x86_64.ll
The file was modifiedllvm/test/CodeGen/Mips/Fast-ISel/double-arg.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/tls-general-dynamic.ll
The file was modifiedllvm/test/MC/ARM/Windows/invalid-relocation.s
The file was modifiedllvm/test/MC/WebAssembly/blockaddress.ll
The file was modifiedllvm/test/MC/ELF/section-numeric-invalid-type.s
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/unsupported-micromips.ll
The file was modifiedllvm/test/MC/Disassembler/AMDGPU/si-support.txt
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-lcomm.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-pos-size.mir
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-06.ll
The file was modifiedllvm/test/MachineVerifier/test_g_trunc.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/regbankselect-illegal-copy.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-size.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout24.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-size.mir
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-03.ll
The file was modifiedllvm/test/MachineVerifier/test_g_jump_table.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-pos.mir
The file was modifiedllvm/test/tools/llvm-readobj/COFF/arm64-many-epilogs.s
The file was modifiedllvm/test/MachineVerifier/live-ins-02.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout4.ll
The file was modifiedllvm/test/CodeGen/Mips/cpus.ll
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-invalid.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout13.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/llvm.amdgcn.ds.gws.sema.release.all.ll
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-call.mir
The file was modifiedpolly/test/JSONExporter/ImportContext/ImportContext-Unvalid-Context.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout10.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout19.ll
The file was modifiedllvm/test/CodeGen/X86/llc-print-machineinstrs.mir
The file was modifiedllvm/test/MachineVerifier/verifier-implicit-virtreg-invalid-physreg-liveness.mir
The file was modifiedllvm/test/Object/wasm-string-outside-section.test
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Not-enough-MemAcc.ll
The file was modifiedllvm/test/CodeGen/SystemZ/mverify-optypes.mir
The file was modifiedllvm/test/CodeGen/RISCV/get-register-reserve.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-size.mir
The file was modifiedllvm/test/MachineVerifier/test_g_bitcast.mir
The file was modifiedllvm/test/CodeGen/NVPTX/libcall-instruction.ll
The file was modifiedllvm/test/CodeGen/X86/nonconst-static-iv.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-pattern-xor3.xfail.mir
The file was modifiedllvm/test/CodeGen/X86/GlobalISel/avoid-matchtable-crash.mir
The file was modifiedllvm/test/MachineVerifier/verifier-pseudo-terminators.mir
The file was modifiedllvm/test/CodeGen/ARM/named-reg-notareg.ll
The file was modifiedllvm/test/CodeGen/XCore/alignment.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/clear-cache.ll
The file was modifiedllvm/test/MC/Mips/micromips64r6-unsupported.s
The file was modifiedpolly/test/JSONExporter/ImportContext/ImportContext-Not-parameter-set.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/at-least-one-def-value-assert.mir
The file was modifiedllvm/test/MachineVerifier/test_g_sext_inreg.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-pos.mir
The file was modifiedllvm/test/CodeGen/PowerPC/lower-globaladdr64-aix.ll
The file was modifiedllvm/test/MachineVerifier/test_g_sextload.mir
The file was modifiedllvm/test/CodeGen/AArch64/tiny_supported.ll
The file was modifiedllvm/test/CodeGen/Lanai/codemodel.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-pos-size.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/call-to-kernel.ll
The file was modifiedllvm/test/CodeGen/X86/inline-asm-avx-v-constraint-32bit.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/flat-error-unsupported-gpu-hsa.ll
The file was modifiedllvm/test/MC/ELF/ARM/bss-non-zero-value.s
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-group-too-large-error.s
The file was modifiedllvm/test/CodeGen/WebAssembly/cpus.ll
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Undeclared-ScopArrayInfo.ll
The file was modifiedllvm/test/CodeGen/X86/segmented-stacks.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout6.ll
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-ret-error.ll
The file was modifiedllvm/test/CodeGen/Hexagon/misaligned-const-load.ll
The file was removedllvm/test/Other/close-stderr.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout2.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/div_i128.ll
The file was modifiedllvm/test/CodeGen/X86/named-reg-alloc.ll
The file was modifiedllvm/test/CodeGen/MIR/X86/machine-verifier.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/verify-sop.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-pos.mir
The file was modifiedllvm/test/MachineVerifier/test_g_addrspacecast.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-byval-param.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsm-pos.mir
The file was modifiedclang-tools-extra/test/clang-tidy/infrastructure/empty-database.cpp
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Statements-mispelled.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout9.ll
The file was modifiedllvm/test/CodeGen/NVPTX/alias.ll
The file was modifiedllvm/test/CodeGen/X86/nonconst-static-ev.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/no-neon-no-fp.ll
The file was modifiedllvm/test/MachineVerifier/verify-selected.mir
The file was modifiedllvm/test/MachineVerifier/test_g_intrinsic_w_side_effects.mir
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-block.ll
The file was modifiedpolly/test/JSONExporter/ImportArrays/ImportArrays-No-name.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll
The file was modifiedllvm/test/CodeGen/XCore/section-name.ll
The file was modifiedllvm/test/CodeGen/RISCV/rv32e.ll
The file was modifiedllvm/test/MachineVerifier/test_copy.mir
The file was modifiedllvm/test/CodeGen/AArch64/arm64-named-reg-alloc.ll
The file was modifiedllvm/test/MachineVerifier/test_g_brjt.mir
The file was modifiedllvm/test/MachineVerifier/test_g_icmp.mir
The file was modifiedllvm/test/tools/llvm-lto2/X86/pipeline.ll
The file was modifiedllvm/test/MC/PowerPC/ppc64-localentry-error2.s
The file was modifiedllvm/test/Assembler/invalid-datalayout8.ll
The file was modifiedllvm/test/CodeGen/RISCV/module-target-abi.ll
The file was modifiedllvm/test/CodeGen/RISCV/musttail-call.ll
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-tailcall.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/unsupported-image-a16.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-rodata.ll
The file was modifiedllvm/test/CodeGen/Hexagon/misaligned-const-store.ll
The file was modifiedllvm/test/CodeGen/ARM/stc2.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-08.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-named-reg-notareg.ll
The file was modifiedllvm/test/MC/X86/encoder-fail.s
The file was modifiedllvm/test/Assembler/invalid-datalayout16.ll
The file was modifiedllvm/test/CodeGen/MIR/X86/tied-physical-regs-match.mir
The file was modifiedllvm/test/MC/RISCV/mattr-invalid-combination.s
The file was modifiedllvm/test/CodeGen/Mips/Fast-ISel/fast-isel-softfloat-lower-args.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout-alloca-addrspace.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dext-pos.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dinsu-size.mir
The file was modifiedlld/test/ELF/lto/ltopasses-custom.ll
The file was modifiedllvm/test/CodeGen/ARM/ssat-v4t.ll
The file was modifiedllvm/test/Assembler/getInt.ll
The file was modifiedllvm/test/MC/COFF/section-comdat-conflict2.s
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-toc.ll
The file was modifiedllvm/test/CodeGen/X86/codemodel.ll
The file was modifiedllvm/test/CodeGen/Mips/fp64a.ll
The file was modifiedllvm/test/CodeGen/ARM/machine-verifier.mir
The file was modifiedllvm/test/MachineVerifier/test_g_phi.mir
The file was modifiedllvm/test/Transforms/GCOVProfiling/version.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout3.ll
The file was modifiedllvm/test/CodeGen/ARM/usat-v4t.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextm-pos.mir
The file was modifiedllvm/test/MachineVerifier/test_phis_precede_nonphis.mir
The file was modifiedllvm/test/Assembler/invalid-datalayout-program-addrspace.ll
The file was modifiedllvm/test/CodeGen/NVPTX/global-dtor.ll
The file was modifiedpolly/test/JSONExporter/ImportSchedule/ImportSchedule-No-schedule-key.ll
The file was modifiedllvm/test/MachineVerifier/test_g_build_vector_trunc.mir
The file was modifiedllvm/test/CodeGen/X86/cpus-amd-no-x86_64.ll
The file was modifiedllvm/test/Transforms/FunctionImport/not-prevailing.ll
The file was modifiedllvm/test/CodeGen/WebAssembly/offset-atomics.ll
The file was modifiedllvm/test/CodeGen/Mips/indirect-jump-hazard/unsupported-mips32.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-size.mir
The file was modifiedpolly/test/JSONExporter/ImportContext/ImportContext-Context-mispelled.ll
The file was modifiedllvm/test/CodeGen/SPARC/codemodel.ll
The file was modifiedpolly/test/JSONExporter/ImportSchedule/ImportSchedule-Statements-mispelled.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/llvm.amdgcn.ds.gws.sema.release.all.ll
The file was modifiedllvm/test/MachineVerifier/test_copy_mismatch_types.mir
The file was modifiedllvm/test/MachineVerifier/test_memccpy_intrinsics.mir
The file was modifiedllvm/test/Other/optimization-remarks-inline.ll
The file was modifiedllvm/test/CodeGen/NVPTX/fsin-no-fast-math.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout14.ll
The file was modifiedllvm/include/llvm/Support/ErrorHandling.h
The file was modifiedllvm/test/MachineVerifier/verifier-generic-types-1.mir
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-lock-option-error.s
The file was modifiedllvm/test/CodeGen/AMDGPU/lds-zero-initializer.ll
The file was modifiedllvm/test/CodeGen/X86/cpus-no-x86_64.ll
The file was modifiedllvm/test/Object/coff-invalid.test
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-No-accesses-key.ll
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r2-64.ll
The file was modifiedllvm/test/CodeGen/ARM/special-reg-v8m-base.ll
The file was modifiedllvm/test/CodeGen/SystemZ/codemodel.ll
The file was modifiedllvm/test/MachineVerifier/verifier-generic-extend-truncate.mir
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/call-translator-musttail.ll
The file was modifiedllvm/test/CodeGen/BPF/xadd.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-04.ll
The file was modifiedllvm/test/CodeGen/NVPTX/global-ctor.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/branch-relax-spill.ll
The file was modifiedllvm/test/CodeGen/X86/coff-comdat3.ll
The file was modifiedllvm/test/MachineVerifier/test_g_dyn_stackalloc.mir
The file was modifiedllvm/test/MachineVerifier/test_g_ptr_add.mir
The file was modifiedllvm/test/CodeGen/X86/named-reg-notareg.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/bundle-subtarget-change-error.s
The file was modifiedllvm/test/Bitcode/invalid.test
The file was modifiedllvm/test/CodeGen/RISCV/mattr-invalid-combination.ll
The file was modifiedllvm/test/CodeGen/RISCV/target-abi-valid.ll
The file was modifiedllvm/test/CodeGen/Hexagon/verify-liveness-at-def.mir
The file was modifiedllvm/test/CodeGen/ARM/ssat-lower.ll
The file was modifiedllvm/test/CodeGen/BPF/sdiv_error.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/lds-zero-initializer.ll
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-error.ll
The file was modifiedllvm/test/MC/MachO/variable-errors.s
The file was modifiedllvm/test/CodeGen/NVPTX/libcall-intrinsic.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-02.ll
The file was modifiedllvm/test/LTO/X86/attrs.ll
The file was modifiedllvm/test/MC/WebAssembly/data-symbol-in-text-section.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout12.ll
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r2.ll
The file was modifiedllvm/test/Assembler/datalayout-invalid-stack-natural-alignment.ll
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-07.ll
The file was modifiedllvm/test/CodeGen/ARM/usat-upper.ll
The file was modifiedllvm/test/MachineVerifier/test_g_store.mir
The file was modifiedllvm/test/Transforms/BlockExtractor/invalid-function.ll
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Not-enough-statements.ll
The file was modifiedllvm/test/CodeGen/Mips/cpus-no-mips64.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-pos.mir
The file was modifiedllvm/test/CodeGen/AMDGPU/read-register-invalid-type-i32.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-xchg-flat.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-data.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-reloc.ll
The file was modifiedllvm/test/CodeGen/RISCV/get-register-invalid.ll
The file was modifiedllvm/test/CodeGen/ARM/special-reg-v8m-main.ll
The file was modifiedllvm/test/CodeGen/X86/macho-comdat.ll
The file was modifiedllvm/test/MC/PowerPC/ppc64-localentry-error1.s
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-atomicrmw-nand.mir
The file was modifiedllvm/test/CodeGen/SystemZ/vec-args-error-02.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-xcoff-data-only-notoc.ll
The file was modifiedllvm/test/MachineVerifier/test_g_inttoptr.mir
The file was modifiedllvm/test/CodeGen/PowerPC/aix-cc-altivec.ll
The file was modifiedllvm/test/CodeGen/X86/cfi-inserter-verify-inconsistent-register.mir
The file was modifiedllvm/test/MachineVerifier/verify-regops.mir
The file was modifiedllvm/test/CodeGen/RISCV/interrupt-attr-args-error.ll
The file was modifiedllvm/test/CodeGen/Mips/fpxx.ll
The file was modifiedclang/unittests/libclang/CrashTests/LibclangCrashTest.cpp
The file was modifiedllvm/test/CodeGen/Mips/instverify/dins-pos-size.mir
The file was modifiedllvm/test/CodeGen/Mips/interrupt-attr-64-error.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout22.ll
The file was modifiedllvm/test/MC/X86/reloc-bss.s
The file was modifiedllvm/test/CodeGen/PowerPC/named-reg-alloc-r0.ll
The file was modifiedllvm/test/CodeGen/PowerPC/ppc64-icbt-pwr7.ll
The file was modifiedllvm/test/MC/COFF/section-comdat-conflict.s
The file was modifiedllvm/test/Assembler/invalid-datalayout18.ll
The file was modifiedllvm/test/MachineVerifier/live-ins-01.mir
The file was modifiedllvm/test/DebugInfo/COFF/types-recursive-unnamed.ll
The file was modifiedpolly/test/JSONExporter/ImportAccesses/ImportAccesses-Wrong-number-dimensions.ll
The file was modifiedllvm/test/Assembler/invalid-datalayout7.ll
The file was modifiedllvm/test/CodeGen/Mips/msa/immediates-bad.ll
The file was modifiedllvm/test/MC/X86/check-end-of-data-region.s
The file was modifiedpolly/test/Isl/CodeGen/MemAccess/bad_alignment.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/dextu-pos-size.mir
The file was modifiedllvm/test/Assembler/datalayout-invalid-function-ptr-alignment.ll
The file was modifiedllvm/test/CodeGen/PowerPC/aix-nest-param.ll
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-05.ll
The file was modifiedllvm/test/CodeGen/Mips/instverify/ext-pos-size.mir
The file was modifiedllvm/test/CodeGen/AArch64/arm64-tls-initial-exec.ll
The file was modifiedllvm/test/CodeGen/ARM/special-reg-acore.ll
The file was modifiedllvm/test/CodeGen/Generic/opt-codegen-no-target-machine.ll
The file was modifiedllvm/test/MachineVerifier/verifier-generic-types-2.mir
The file was modifiedllvm/test/CodeGen/Mips/instverify/ins-size.mir
The file was modifiedllvm/test/CodeGen/X86/AppendingLinkage.ll
The file was modifiedllvm/test/MachineVerifier/test_g_fcmp.mir
The file was modifiedpolly/test/JSONExporter/ImportSchedule/ImportSchedule-Schedule-not-valid.ll
The file was modifiedllvm/test/MC/X86/AlignedBundling/lock-without-bundle-mode-error.s
The file was modifiedllvm/test/CodeGen/ARM/codemodel.ll
The file was modifiedllvm/test/CodeGen/Generic/llc-start-stop-instance-errors.ll
The file was modifiedllvm/test/CodeGen/Mips/mips64r6/compatibility.ll
The file was modifiedllvm/test/Object/elf-invalid-phdr.test
The file was modifiedllvm/test/CodeGen/SystemZ/ghc-cc-04.ll
The file was modifiedpolly/test/JSONExporter/ImportContext/ImportContext-Wrong-dimension.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-unmerge-values-xfail.mir
The file was modifiedllvm/test/CodeGen/ARM/special-reg-mcore.ll
The file was modifiedllvm/test/CodeGen/Mips/mips32r6/compatibility.ll
The file was modifiedllvm/test/CodeGen/X86/clwb.ll
The file was modifiedllvm/test/CodeGen/X86/inalloca-regparm.ll
The file was modifiedllvm/test/MachineVerifier/test_g_merge_values.mir
Commit cfa60ff2c7a60fba2213b29097fe41c07e99ab21 by Matthew.Arsenault
AMDGPU/GlobalISel: Add missing tests for cmpxchg selection
The file was modifiedllvm/test/CodeGen/AMDGPU/GlobalISel/inst-select-atomic-cmpxchg-local.mir
Commit 2fb6268854f178609e974002e4781dbdb1074b90 by a.bataev
[OPENMP50]Add support for hint clause in atomic directive.

According to OpenMP 5.0, hint clause is alowed to be used in atomic
directives.
The file was modifiedclang/test/OpenMP/atomic_ast_print.cpp
The file was modifiedclang/test/OpenMP/atomic_messages.c
The file was modifiedclang/include/clang/Basic/OpenMPKinds.def
The file was modifiedclang/lib/Basic/OpenMPKinds.cpp
Commit cd62511496938e33c061c90796dd23a5288ff843 by rnk
Remove clang::ast_type_traits namespace in favor of clang

DynTypedNode and ASTNodeKind are implemented as part of the clang AST
library, which uses the main clang namespace. There doesn't seem to be a
need for this extra level of namespacing.

I left behind aliases in the ast_type_traits namespace for out of tree
clients of these APIs. To provide aliases for the enumerators, I used
this pattern:
  namespace ast_type_traits {
  constexpr TraversalKind TK_AsIs = ::clang::TK_AsIs;
  }
I think the typedefs will be useful for migration, but we might be able
to drop these enumerator aliases.

Reviewed By: aaron.ballman

Differential Revision: https://reviews.llvm.org/D74499
The file was modifiedclang/include/clang/AST/ASTNodeTraverser.h
The file was modifiedclang/lib/AST/ASTTypeTraits.cpp
The file was modifiedclang/lib/Tooling/ASTDiff/ASTDiff.cpp
The file was modifiedclang/lib/Tooling/Transformer/Stencil.cpp
The file was modifiedclang/unittests/AST/ASTTraverserTest.cpp
The file was modifiedclang/include/clang/Tooling/Refactoring/ASTSelection.h
The file was modifiedclang/lib/Tooling/Refactoring/Rename/USRLocFinder.cpp
The file was modifiedclang/include/clang/AST/ParentMapContext.h
The file was modifiedclang/unittests/ASTMatchers/ASTMatchersTraversalTest.cpp
The file was modifiedclang/include/clang/Tooling/ASTDiff/ASTDiff.h
The file was modifiedclang/lib/Tooling/Transformer/RewriteRule.cpp
The file was modifiedclang/include/clang/ASTMatchers/ASTMatchFinder.h
The file was modifiedclang/unittests/AST/MatchVerifier.h
The file was modifiedclang/lib/ASTMatchers/Dynamic/VariantValue.cpp
The file was modifiedclang/unittests/AST/ASTContextParentMapTest.cpp
The file was modifiedclang/lib/Tooling/Transformer/RangeSelector.cpp
The file was modifiedclang/include/clang/AST/ASTTypeTraits.h
The file was modifiedclang/lib/AST/ParentMapContext.cpp
The file was modifiedclang/include/clang/ASTMatchers/ASTMatchers.h
The file was modifiedclang/lib/ASTMatchers/Dynamic/Marshallers.h
The file was modifiedclang/include/clang/Tooling/ASTDiff/ASTDiffInternal.h
The file was modifiedclang/include/clang/AST/ASTContext.h
The file was modifiedclang/lib/ASTMatchers/ASTMatchFinder.cpp
The file was modifiedclang/lib/Tooling/Refactoring/ASTSelection.cpp
The file was modifiedclang/lib/ASTMatchers/ASTMatchersInternal.cpp
The file was modifiedclang/unittests/ASTMatchers/ASTMatchersInternalTest.cpp
The file was modifiedclang/docs/LibASTMatchersReference.html
The file was modifiedclang/include/clang/ASTMatchers/ASTMatchersInternal.h
The file was modifiedclang/include/clang/ASTMatchers/Dynamic/VariantValue.h
Commit 19602b71949db1f840b262558c832c5f73722c7e by gclayton
Add a DWARF transformer class that converts DWARF to GSYM.

Summary:
The DWARF transformer is added as a class so it can be unit tested fully.

The DWARF is converted to GSYM format and handles many special cases for functions:
- omit functions in compile units with 4 byte addresses whose address is UINT32_MAX (dead stripped)
- omit functions in compile units with 8 byte addresses whose address is UINT64_MAX (dead stripped)
- omit any functions whose high PC is <= low PC (dead stripped)
- StringTable builder doesn't copy strings, so we need to make backing copies of strings but only when needed. Many strings come from sections in object files and won't need to have backing copies, but some do.
- When a function doesn't have a mangled name, store the fully qualified name by creating a string by traversing the parent decl context DIEs and then. If we don't do this, we end up having cases where some function might appear in the GSYM as "erase" instead of "std::vector<int>::erase".
- omit any functions whose address isn't in the optional TextRanges member variable of DwarfTransformer. This allows object file to register address ranges that are known valid code ranges and can help omit functions that should have been dead stripped, but just had their low PC values set to zero. In this case we have many functions that all appear at address zero and can omit these functions by making sure they fall into good address ranges on the object file. Many compilers do this when the DWARF has a DW_AT_low_pc with a DW_FORM_addr, and a DW_AT_high_pc with a DW_FORM_data4 as the offset from the low PC. In this case the linker can't write the same address to both the high and low PC since there is only a relocation for the DW_AT_low_pc, so many linkers tend to just zero it out.

Reviewers: aprantl, dblaikie, probinson

Subscribers: mgorny, hiraditya, llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D74450
The file was addedllvm/include/llvm/DebugInfo/GSYM/DwarfTransformer.h
The file was modifiedllvm/lib/DebugInfo/GSYM/GsymReader.cpp
The file was modifiedllvm/include/llvm/DebugInfo/GSYM/LineTable.h
The file was modifiedllvm/lib/DebugInfo/GSYM/InlineInfo.cpp
The file was modifiedllvm/include/llvm/DebugInfo/GSYM/GsymCreator.h
The file was modifiedllvm/lib/DebugInfo/GSYM/FunctionInfo.cpp
The file was modifiedllvm/unittests/DebugInfo/GSYM/CMakeLists.txt
The file was modifiedllvm/lib/DebugInfo/GSYM/CMakeLists.txt
The file was modifiedllvm/unittests/DebugInfo/GSYM/GSYMTest.cpp
The file was modifiedllvm/lib/DebugInfo/GSYM/GsymCreator.cpp
The file was modifiedllvm/include/llvm/MC/StringTableBuilder.h
The file was modifiedllvm/include/llvm/DebugInfo/GSYM/GsymReader.h
The file was addedllvm/lib/DebugInfo/GSYM/DwarfTransformer.cpp
Commit 1bafd2be061821be3d809bdb505a239182d04a5a by llvmgnsyncbot
[gn build] Port 19602b71949
The file was modifiedllvm/utils/gn/secondary/llvm/lib/DebugInfo/GSYM/BUILD.gn
Commit a8cb0cf500ef0be4e46fafd45a327873a04a098f by alexbrachetmialot
[libc][NFC] clang-format syscall.h.in

Reviewers: sivachandra

Reviewed By: sivachandra

Subscribers: MaskRay, tschuett, libc-commits

Differential Revision: https://reviews.llvm.org/D74570
The file was modifiedlibc/config/linux/x86_64/syscall.h.inc
Commit a062a3ed7fd82c277812d80fb83dc6f05b939a84 by antiagainst
[mlir][spirv] Add ConvertGpuLaunchFuncToVulkanCallsPass

Implement a pass to convert gpu.launch_func op into a sequence of
Vulkan runtime calls. The Vulkan runtime API surface is huge so currently we
don't expose separate external functions in IR for each of them, instead we
expose a few external functions to wrapper libraries which manages
Vulkan runtime.

Differential Revision: https://reviews.llvm.org/D74549
The file was addedmlir/lib/Conversion/GPUToVulkan/ConvertLaunchFuncToVulkanCalls.cpp
The file was addedmlir/lib/Conversion/GPUToVulkan/CMakeLists.txt
The file was modifiedmlir/tools/mlir-opt/CMakeLists.txt
The file was modifiedmlir/include/mlir/InitAllPasses.h
The file was addedmlir/test/Conversion/GPUToVulkan/invoke-vulkan.mlir
The file was modifiedmlir/lib/Conversion/CMakeLists.txt
The file was addedmlir/include/mlir/Conversion/GPUToVulkan/ConvertGPUToVulkanPass.h
Commit efef165f82cbcbbda1e2f9be5d4b31dc867c7a34 by ted.woodward
Clean up hexagon builder after object-emission removal

Original commit:
https://reviews.llvm.org/rG7683a084de6bd2637f2351f53389df8b610566cf
The file was modifiedllvm/test/DebugInfo/Generic/sugared-constants.ll
The file was modifiedllvm/test/DebugInfo/Generic/incorrect-variable-debugloc1.ll
The file was modifiedllvm/test/DebugInfo/Generic/member-pointers.ll
Commit 22d63b631892fe5c2e0c8062ccf954c71c77b0dd by gclayton
Fix buildbots by not using "and" and "not".
The file was modifiedllvm/lib/DebugInfo/GSYM/GsymReader.cpp
Commit 2c73c266665108ab84a27b11c7860db4bd839225 by alexbrachetmialot
[libc] Add Convenience syscall Template Function

Summary: This patch adds a convenience template function so we don't need to cast all types to `long` manually when calling `__llvm_libc::syscall`.

Reviewers: sivachandra, MaskRay, gchatelet

Reviewed By: sivachandra

Subscribers: libc-commits, tschuett

Differential Revision: https://reviews.llvm.org/D74530
The file was modifiedlibc/config/linux/x86_64/syscall.h.inc
The file was modifiedlibc/test/config/linux/x86_64/syscall_test.cpp
Commit e8e97b28cd8eab836375603b5cae97696248c9b6 by gclayton
Fix buildbots that create shared libraries from GSYM library by adding a dependency on LLVMDebugInfoDWARF.
The file was modifiedllvm/lib/DebugInfo/GSYM/CMakeLists.txt
Commit 47abb43fc36433154eb796bd1d098f100503473e by alexandre.ganea
[clang-tidy] Fix performance-noexcept-move-constructor-fix test on non-English locale

When running on Windows under the following locale:

D:\llvm-project>python
Python 3.8.0 (tags/v3.8.0:fa919fd, Oct 14 2019, 19:37:50) [MSC v.1916 64 bit (AMD64)] on win32
Type "help", "copyright", "credits" or "license" for more information.
>>> import locale
>>> locale.getlocale()
('French_Canada', '1252')

This patch fixes the following issue:

# command stderr:
Traceback (most recent call last):
  File "D:/llvm-project/clang-tools-extra/test/../test\clang-tidy\check_clang_tidy.py", line 249, in <module>
    main()
  File "D:/llvm-project/clang-tools-extra/test/../test\clang-tidy\check_clang_tidy.py", line 245, in main
    run_test_once(args, extra_args)
  File "D:/llvm-project/clang-tools-extra/test/../test\clang-tidy\check_clang_tidy.py", line 162, in run_test_once
    diff_output.decode() +
UnicodeDecodeError: 'utf-8' codec can't decode byte 0xe0 in position 2050: invalid continuation byte
This is caused by diff reporting no EOL on the last line, and unfortunately this is written in French with accentuation on my locale.

Differential Revision: https://reviews.llvm.org/D74498
The file was modifiedclang-tools-extra/test/clang-tidy/check_clang_tidy.py
Commit 02b72f564c8be0b4f4337d5c4a3fcf7e8018a818 by Vedant Kumar
Revert "Recommit "[SCCP] Remove forcedconstant, go to overdefined instead""

This reverts commit bb310b3f73dde5551bc2a0d564e88f7c831dfdb3. This
breaks the stage2 ASan build, see:

https://bugs.llvm.org/show_bug.cgi?id=44898

rdar://59431448
The file was modifiedllvm/test/Transforms/SCCP/apint-bigint2.ll
The file was removedllvm/test/Transforms/SCCP/resolvedundefsin-tracked-fn.ll
The file was modifiedllvm/test/Transforms/SCCP/2006-12-19-UndefBug.ll
The file was modifiedllvm/test/Transforms/SCCP/apint-ipsccp3.ll
The file was modifiedllvm/test/Transforms/SCCP/ub-shift.ll
The file was modifiedllvm/test/Transforms/SCCP/undef-resolve.ll
The file was modifiedllvm/test/Transforms/SCCP/logical-nuke.ll
The file was modifiedllvm/test/Transforms/SCCP/apint-select.ll
The file was modifiedllvm/test/Transforms/SCCP/ip-constant-ranges.ll
The file was modifiedllvm/test/Transforms/IPConstantProp/PR16052.ll
The file was modifiedllvm/test/Transforms/SCCP/switch-multiple-undef.ll
The file was modifiedllvm/lib/Transforms/Scalar/SCCP.cpp
The file was modifiedllvm/test/Transforms/IPConstantProp/PR26044.ll
The file was modifiedllvm/test/Transforms/SCCP/ipsccp-basic.ll
Commit 0b2eaa373d12dacf58a72fd9e35ea6159a138647 by rnk
Fix MSVC buildbots after ast_type_traits namespace removal
The file was modifiedclang/include/clang/ASTMatchers/ASTMatchersInternal.h
Commit 3203e1bc2e190aeee31a5b037f2535d03f2ca818 by a.bataev
[OPENMP50][DOCS]Update list of supported constructs, NFC.
The file was modifiedclang/docs/OpenMPSupport.rst
Commit 3eb1b59ec0347d60f9809f88cfe7e98c48492621 by a.bataev
[OPENMP50][DOCS]Claim iterators and add reference to array shaping
patch, NFC.
The file was modifiedclang/docs/OpenMPSupport.rst
Commit 019ab61e25f2f03c91063d2bafad6f22b6646ffe by tra
[NVPTX, LSV] Move the LSV optimization pass to later when the graph is cleaner

This allow it to recognize more loads as being consecutive when the load's address are complex at the start.

Differential Revision: https://reviews.llvm.org/D74444
The file was modifiedllvm/test/CodeGen/NVPTX/vector-loads.ll
The file was modifiedllvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp
Commit 8c4cf23dee1ac3f259c4795b275cc9bb1234aa29 by n.james93
Fix crash in InfinteLoopCheck
The file was modifiedclang-tools-extra/clang-tidy/bugprone/InfiniteLoopCheck.cpp
Commit de256478e61d6488db751689af82d280ba114a6f by arsenm2
GlobalISel: Don't use LLT references

These should always be passed by value
The file was modifiedllvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
The file was modifiedllvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h
The file was modifiedllvm/include/llvm/CodeGen/GlobalISel/CSEInfo.h
The file was modifiedllvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp
The file was modifiedllvm/include/llvm/CodeGen/GlobalISel/LegalizerInfo.h
The file was modifiedllvm/lib/CodeGen/GlobalISel/CSEInfo.cpp
The file was modifiedllvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h
The file was modifiedllvm/include/llvm/CodeGen/GlobalISel/MIPatternMatch.h
The file was modifiedllvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp
Commit 5adbf7d57ff669d378829ece1052f3760bf5ab1d by arsenm2
AMDGPU/GlobalISel: Make G_TRUNC legal

This is required to be legal. I'm not sure how we were getting away
without defining any rules for it.
The file was modifiedllvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
The file was addedllvm/test/CodeGen/AMDGPU/GlobalISel/legalize-trunc.mir
Commit 1d4849379f71a0f5d73202a291c0b709f7cafbc5 by sguelton
Fix handling of --version in lit

There's no reason why we should require a directory when asking for the version.

Differential Revision: https://reviews.llvm.org/D74553
The file was modifiedllvm/utils/lit/lit/cl_arguments.py
The file was addedllvm/utils/lit/tests/version.py
The file was modifiedllvm/utils/lit/lit/main.py
Commit d68c7b8e3e4d605912ed36a843bbbcaa36234461 by lebedev.ri
[clang][Analysis] CallGraph: store the actual call `Expr*` in the CallGraphNode::CallRecord

Summary:
Storing not just the callee, but the actual call may be interesting for some use-cases.
In particular, D72362 would like that to better pretty-print the cycles in call graph.

Reviewers: NoQ, erichkeane

Reviewed By: NoQ

Subscribers: martong, Charusso, cfe-commits

Tags: #clang

Differential Revision: https://reviews.llvm.org/D74081
The file was modifiedclang-tools-extra/clang-move/HelperDeclRefGraph.cpp
The file was modifiedclang/lib/Analysis/CallGraph.cpp
The file was modifiedclang/include/clang/Analysis/CallGraph.h
Commit 49bffa5f8b790b6f180897b2a03840def645d8f0 by lebedev.ri
[clang-tidy] misc-no-recursion: a new check

Summary:
Recursion is a powerful tool, but like any tool
without care it can be dangerous. For example,
if the recursion is unbounded, you will
eventually run out of stack and crash.

You can of course track the recursion depth
but if it is hardcoded, there can always be some
other environment when that depth is too large,
so said magic number would need to be env-dependent.
But then your program's behavior is suddenly more env-dependent.

Also, recursion, while it does not outright stop optimization,
recursive calls are less great than normal calls,
for example they hinder inlining.

Recursion is banned in some coding guidelines:
* SEI CERT DCL56-CPP. Avoid cycles during initialization of static objects
* JPL 2.4 Do not use direct or indirect recursion.
* I'd say it is frowned upon in LLVM, although not banned
And is plain unsupported in some cases:
* OpenCL 1.2, 6.9 Restrictions: i. Recursion is not supported.

So there's clearly a lot of reasons why one might want to
avoid recursion, and replace it with worklist handling.
It would be great to have a enforcement for it though.

This implements such a check.
Here we detect both direct and indirect recursive calls,
although since clang-tidy (unlike clang static analyzer)
is CTU-unaware, if the recursion transcends a single standalone TU,
we will naturally not find it :/

The algorithm is pretty straight-forward:
1. Build call-graph for the entire TU.
   For that, the existing `clang::CallGraph` is re-used,
   although it had to be modified to also track the location of the call.
2. Then, the hard problem: how do we detect recursion?
   Since we have a graph, let's just do the sane thing,
   and look for Strongly Connected Function Declarations - widely known as `SCC`.
   For that LLVM provides `llvm::scc_iterator`,
   which is internally an Tarjan's DFS algorithm, and is used throught LLVM,
   so this should be as performant as possible.
3. Now that we've got SCC's, we discard those that don't contain loops.
   Note that there may be more than one loop in SCC!
4. For each loopy SCC, we call out each function, and print a single example
   call graph that shows recursion -- it didn't seem worthwhile enumerating
   every possible loop in SCC, although i suppose it could be implemented.
   * To come up with that call graph cycle example, we start at first SCC node,
     see which callee of the node is within SCC (and is thus known to be in cycle),
     and recurse into it until we hit the callee that is already in call stack.

Reviewers: JonasToth, aaron.ballman, ffrankies, Eugene.Zelenko, erichkeane, NoQ

Reviewed By: aaron.ballman

Subscribers: Charusso, Naghasan, bader, riccibruno, mgorny, Anastasia, xazax.hun, cfe-commits

Tags: #llvm, #clang

Differential Revision: https://reviews.llvm.org/D72362
The file was addedclang-tools-extra/clang-tidy/misc/NoRecursionCheck.cpp
The file was modifiedclang-tools-extra/clang-tidy/misc/CMakeLists.txt
The file was modifiedclang-tools-extra/docs/ReleaseNotes.rst
The file was addedclang-tools-extra/test/clang-tidy/checkers/misc-no-recursion.cpp
The file was addedclang-tools-extra/clang-tidy/misc/NoRecursionCheck.h
The file was modifiedclang-tools-extra/docs/clang-tidy/checks/list.rst
The file was modifiedclang-tools-extra/clang-tidy/misc/MiscTidyModule.cpp
The file was addedclang-tools-extra/docs/clang-tidy/checks/misc-no-recursion.rst
Commit 7ecf066e65d8d5970b2254c2674ad12ce3a76e31 by a.bataev
[OPENMP][DOCS]Fix misprint, NFC.
The file was modifiedclang/docs/OpenMPSupport.rst
Commit f888ae726280e3b173d323fd80ac7c3d93ad2026 by llvmgnsyncbot
[gn build] Port 49bffa5f8b7
The file was modifiedllvm/utils/gn/secondary/clang-tools-extra/clang-tidy/misc/BUILD.gn
Commit f8b8a1ca8b6a82f28c96cbb1e3c2c136dc5b836b by sguelton
Fix lit version test

Looks like on some system, version is printed on stderr, on some it's on stdout...
The file was modifiedllvm/utils/lit/tests/version.py