AbortedChanges

Summary

  1. Merging r311555: ------------------------------------------------------------------------ r311555 | oleg | 2017-08-23 07:26:31 -0700 (Wed, 23 Aug 2017) | 14 lines [ARM][Compiler-rt] Fix AEABI builtins to correctly pass arguments to non-AEABI functions on HF targets Summary: This is a patch for PR34167. On HF targets functions like `__{eq,lt,le,ge,gt}df2` and `__{eq,lt,le,ge,gt}sf2` expect their arguments to be passed in d/s registers, while some of the AEABI builtins pass them in r registers. Reviewers: compnerd, peter.smith, asl Reviewed By: peter.smith, asl Subscribers: peter.smith, aemerson, dberris, javed.absar, llvm-commits, asl, kristof.beyls Differential Revision: https://reviews.llvm.org/D36675 ------------------------------------------------------------------------
  2. Revert r307529 "This patch completely replaces the scheduling information for the SandyBridge architecture" This caused PR34080, which seems to have been fixed by r310792, but that change introduced severe performance regressions. Reverting to unblock the 5.0.0 release while these issues are worked out on trunk. Also reverting a few tests that were added later and depended on the new scheduling: LLVM :: CodeGen/X86/f16c-schedule.ll LLVM :: CodeGen/X86/lea32-schedule.ll LLVM :: CodeGen/X86/lea64-schedule.ll LLVM :: CodeGen/X86/popcnt-schedule.ll
Revision 311606 by hans:
Merging r311555:
------------------------------------------------------------------------
r311555 | oleg | 2017-08-23 07:26:31 -0700 (Wed, 23 Aug 2017) | 14 lines

[ARM][Compiler-rt] Fix AEABI builtins to correctly pass arguments to non-AEABI functions on HF targets

Summary:
This is a patch for PR34167.

On HF targets functions like `__{eq,lt,le,ge,gt}df2` and `__{eq,lt,le,ge,gt}sf2` expect their arguments to be passed in d/s registers, while some of the AEABI builtins pass them in r registers.

Reviewers: compnerd, peter.smith, asl

Reviewed By: peter.smith, asl

Subscribers: peter.smith, aemerson, dberris, javed.absar, llvm-commits, asl, kristof.beyls

Differential Revision: https://reviews.llvm.org/D36675
------------------------------------------------------------------------
Change TypePath in RepositoryPath in Workspace
The file was modified/compiler-rt/branches/release_50compiler-rt.src
The file was modified/compiler-rt/branches/release_50/lib/builtins/arm/aeabi_dcmp.Scompiler-rt.src/lib/builtins/arm/aeabi_dcmp.S
The file was modified/compiler-rt/branches/release_50/lib/builtins/arm/aeabi_fcmp.Scompiler-rt.src/lib/builtins/arm/aeabi_fcmp.S
Revision 311600 by hans:
Revert r307529 "This patch completely replaces the scheduling information for the SandyBridge architecture"

This caused PR34080, which seems to have been fixed by r310792, but that change
introduced severe performance regressions.

Reverting to unblock the 5.0.0 release while these issues are worked out on trunk.

Also reverting a few tests that were added later and depended on the new scheduling:

    LLVM :: CodeGen/X86/f16c-schedule.ll
    LLVM :: CodeGen/X86/lea32-schedule.ll
    LLVM :: CodeGen/X86/lea64-schedule.ll
    LLVM :: CodeGen/X86/popcnt-schedule.ll
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/branches/release_50/lib/Target/X86/X86SchedSandyBridge.tdllvm.src/lib/Target/X86/X86SchedSandyBridge.td
The file was modified/llvm/branches/release_50/test/CodeGen/X86/avx-schedule.llllvm.src/test/CodeGen/X86/avx-schedule.ll
The file was modified/llvm/branches/release_50/test/CodeGen/X86/extractelement-legalization-store-ordering.llllvm.src/test/CodeGen/X86/extractelement-legalization-store-ordering.ll
The file was removed/llvm/branches/release_50/test/CodeGen/X86/f16c-schedule.llllvm.src/test/CodeGen/X86/f16c-schedule.ll
The file was modified/llvm/branches/release_50/test/CodeGen/X86/fp128-i128.llllvm.src/test/CodeGen/X86/fp128-i128.ll
The file was modified/llvm/branches/release_50/test/CodeGen/X86/gather-addresses.llllvm.src/test/CodeGen/X86/gather-addresses.ll
The file was removed/llvm/branches/release_50/test/CodeGen/X86/lea32-schedule.llllvm.src/test/CodeGen/X86/lea32-schedule.ll
The file was removed/llvm/branches/release_50/test/CodeGen/X86/lea64-schedule.llllvm.src/test/CodeGen/X86/lea64-schedule.ll
The file was removed/llvm/branches/release_50/test/CodeGen/X86/popcnt-schedule.llllvm.src/test/CodeGen/X86/popcnt-schedule.ll
The file was modified/llvm/branches/release_50/test/CodeGen/X86/recip-fastmath.llllvm.src/test/CodeGen/X86/recip-fastmath.ll
The file was modified/llvm/branches/release_50/test/CodeGen/X86/recip-fastmath2.llllvm.src/test/CodeGen/X86/recip-fastmath2.ll
The file was modified/llvm/branches/release_50/test/CodeGen/X86/sse-schedule.llllvm.src/test/CodeGen/X86/sse-schedule.ll
The file was modified/llvm/branches/release_50/test/CodeGen/X86/sse2-schedule.llllvm.src/test/CodeGen/X86/sse2-schedule.ll
The file was modified/llvm/branches/release_50/test/CodeGen/X86/sse3-schedule.llllvm.src/test/CodeGen/X86/sse3-schedule.ll
The file was modified/llvm/branches/release_50/test/CodeGen/X86/sse41-schedule.llllvm.src/test/CodeGen/X86/sse41-schedule.ll
The file was modified/llvm/branches/release_50/test/CodeGen/X86/sse42-schedule.llllvm.src/test/CodeGen/X86/sse42-schedule.ll
The file was modified/llvm/branches/release_50/test/CodeGen/X86/ssse3-schedule.llllvm.src/test/CodeGen/X86/ssse3-schedule.ll