SuccessChanges

Changes from Git (git http://labmaster3.local/git/llvm-project.git)

Summary

  1. [NFC] Test commit, deleting some whitespace (details)
  2. [IntrinsicEmitter] Add overloaded types for SVE intrinsics (Subdivide2 & (details)
  3. [lldb][NFC] Remove unused include in TestLineEntry.cpp (details)
  4. Revert r372366 "Use getTargetConstant for BLENDI, and add a test to (details)
  5. [AMDGPU] Use std::make_tuple to make some toolchains happy again (details)
  6. Move decl completion out of the ASTImporterDelegate and document it (details)
  7. [StaticAnalyzer] Use llvm::StringLiteral instead of StringRef in few (details)
  8. [SystemZ]  Add SystemZ as supporting target in help text for -mfentry. (details)
  9. [clang-tidy] Fix relative path in header-filter. (details)
  10. [FastISel] Fix insertion of unconditional branches during FastISel (details)
  11. [Alignment][NFC] migrate DataLayout internal struct to llvm::Align (details)
  12. [RISCV] Fix static analysis issues (details)
  13. [Testing] Python 3 requires `print` to use parens (details)
  14. [SLPVectorizer] add tests for bogus reductions; NFC (details)
  15. [CUDA][HIP] Fix hostness of defaulted constructor Clang does not respect (details)
  16. Use llvm::StringLiteral instead of StringRef in few places (details)
  17. [TextAPI] Arch&Platform to Target (details)
  18. gn build: Merge r372396 (details)
  19. Add a missing space in a MIR parser error message (details)
  20. [docs] Remove training whitespaces. NFC (details)
  21. [ELF] Error if the linked-to section of a SHF_LINK_ORDER section is (details)
  22. [ARM] Fix CTTZ not generating correct instructions MVE (details)
  23. [InstCombine] Tests for (a+b)<=a && (a+b)!=0 fold (PR43259) (details)
  24. [MVT] Add v256i1 to MachineValueType (details)
  25. Remove assert from MachineLoop::getLoopPredecessor() (details)
  26. Unwind: prevent unw_get_proc_info from returning stale data (details)
  27. [aarch64] add def-pats for dot product (details)
  28. [SelectionDAG][Mips][Sparc] Don't allow SimplifyDemandedBits to constant (details)
  29. [libTooling] Add `ifBound`, `elseBranch` RangeSelector combinators. (details)
  30. Doxygenify comments. (details)
  31. [MTE] Handle MTE instructions in AArch64LoadStoreOptimizer. (details)
  32. [NFC][InstCombine] Fixup newly-added tests (details)
  33. Reland '[analyzer][MallocChecker][NFC] Document and reorganize some (details)
  34. [www] Turn 'Clang 9' boxes green in C++ status pages now Clang 9 is (details)
  35. Fix MSVC "not all control paths return a value" warning. NFCI. (details)
  36. [NFC][PowerPC] Refactor classifyGlobalReference (details)
  37. Fix -Wdocumentation warning. NFCI. (details)
  38. Fix a documentation error (details)
  39. [Mips] Remove immarg test for intrinsics that no longer have an immarg (details)
  40. Can't pass .dSYM directory to llvm-objdump -dsym= (and error message is (details)
  41. Ensure AtomicExpr goes through SEMA checking after TreeTransform (details)
  42. [docs] Update structure-aware-fuzzing link. (details)
  43. [lldb] Process formatters in reverse-chronological order (details)
  44. Revert "[MachinePipeliner] Improve the TargetInstrInfo API (details)
  45. [NFC][PowerPC] Consolidate testing of common linkage symbols (details)
Commit 0ecf34dde3904079dc0f7b0569494c7118d9f08d by david.tellenbach
[NFC] Test commit, deleting some whitespace
llvm-svn: 372379
The file was modifiedllvm/docs/Atomics.rst
Commit 22a8f35ce0ed2b47934df458966a90509fd7f25a by kerry.mclaughlin
[IntrinsicEmitter] Add overloaded types for SVE intrinsics (Subdivide2 &
Subdivide4)
Summary: Both match the type of another intrinsic parameter of a vector
type, but where each element is subdivided to form a vector with more
elements of a smaller type.
Subdivide2Argument allows intrinsics such as the following to be
defined:
- declare <vscale x 4 x i32> @llvm.something.nxv4i32(<vscale x 8 x i16>)
Subdivide4Argument allows intrinsics such as:
- declare <vscale x 4 x i32> @llvm.something.nxv4i32(<vscale x 16 x i8>)
Tests are included in follow up patches which add intrinsics using these
types.
Reviewers: sdesmalen, SjoerdMeijer, greened, rovka
Reviewed By: sdesmalen
Subscribers: rovka, tschuett, jdoerfert, cfe-commits, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67549
llvm-svn: 372380
The file was modifiedllvm/include/llvm/IR/Intrinsics.td
The file was modifiedllvm/lib/IR/Function.cpp
The file was modifiedllvm/include/llvm/IR/DerivedTypes.h
The file was modifiedllvm/utils/TableGen/IntrinsicEmitter.cpp
The file was modifiedllvm/include/llvm/IR/Intrinsics.h
Commit 7335197147924b15163ded2177ddc3b7ae118712 by Raphael Isemann
[lldb][NFC] Remove unused include in TestLineEntry.cpp
llvm-svn: 372381
The file was modifiedlldb/unittests/Symbol/TestLineEntry.cpp
Commit 03475adcf720cdecf50cae7ef17c9b70883115df by nicolasweber
Revert r372366 "Use getTargetConstant for BLENDI, and add a test to
catch it."
This reverts commit 52621307bcab2013e8833f3317cebd63a6db3885.
Tests have been failing all night with
    [0/2] ACTION
//llvm/test:check-llvm(//llvm/utils/gn/build/toolchain:unix)
   -- Testing: 33647 tests, 64 threads --
   Testing: 0 .. 10..
   UNRESOLVED: LLVM ::
CodeGen/AMDGPU/GlobalISel/isel-blendi-gettargetconstant.ll (6943 of
33647)
   ******************** TEST 'LLVM ::
CodeGen/AMDGPU/GlobalISel/isel-blendi-gettargetconstant.ll' FAILED
********************
   Test has no run line!
   ********************
Since there were other concerns on https://reviews.llvm.org/D67785, I'm
just reverting for now.
llvm-svn: 372383
The file was removedllvm/test/CodeGen/AMDGPU/GlobalISel/isel-blendi-gettargetconstant.ll
The file was modifiedllvm/lib/Target/X86/X86ISelLowering.cpp
Commit 169cb63478aa047451786d8ccf6af4b721e3b271 by bjorn.a.pettersson
[AMDGPU] Use std::make_tuple to make some toolchains happy again
My toolchain stopped working (LLVM 8.0 , libstdc++ 5.4.0) after r372338.
The same problem was seen in clang-cuda-build buildbots:
clang-cuda-build/llvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp:763:12:
error: chosen constructor is explicit in copy-initialization
   return {Reg, 0, nullptr};
          ^~~~~~~~~~~~~~~~~
/usr/bin/../lib/gcc/x86_64-linux-gnu/5.4.0/../../../../include/c++/5.4.0/tuple:479:19:
note: explicit constructor declared here
       constexpr tuple(_UElements&&... __elements)
                 ^
This commit adds explicit calls to std::make_tuple to work around the
problem.
llvm-svn: 372384
The file was modifiedllvm/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
Commit 6192ad262239934df111ca5297dcc48bec597a22 by Raphael Isemann
Move decl completion out of the ASTImporterDelegate and document it
[NFC]
Summary: The ASTImporterDelegate is currently responsible for both
recording and also completing types. This patch moves the actual
completion and recording code outside the ASTImporterDelegate to reduce
the amount of responsibilities the ASTImporterDelegate has to fulfill.
As I anyway had to touch the code when moving I also documented and
refactored most of it
(e.g. no more asserts that we call the deporting start/end function
always as a pair).
Note that I had to make the ASTImporterDelegate and it's related
functions public now so that I can move out the functionality in another
class (that doesn't need to be in the header).
Reviewers: shafik, aprantl, martong, a.sidorin
Reviewed By: martong
Subscribers: rnkovacs, lldb-commits
Tags: #lldb
Differential Revision: https://reviews.llvm.org/D61478
llvm-svn: 372385
The file was modifiedlldb/source/Symbol/ClangASTImporter.cpp
The file was modifiedlldb/include/lldb/Symbol/ClangASTImporter.h
Commit 8599ffa4b1cda61e76bca973c65227867c8b0f05 by benny.kra
[StaticAnalyzer] Use llvm::StringLiteral instead of StringRef in few
places
StringRef's constexpr constructor seems to be extremely slow in MSVC
2017, so don't use it for generated tables. Should make PR43369 a bit
better, no functionality change.
llvm-svn: 372386
The file was modifiedclang/include/clang/StaticAnalyzer/Core/AnalyzerOptions.h
Commit 81aa62addf7bd8d1cf57adc86dabcbc1c91f7a2c by paulsson
[SystemZ]  Add SystemZ as supporting target in help text for -mfentry.
=> "Insert calls to fentry at function entry (x86/SystemZ only)"
Review: Ulrich Weigand llvm-svn: 372387
The file was modifiedclang/include/clang/Driver/Options.td
The file was modifiedclang/docs/ClangCommandLineReference.rst
Commit 4a13c828f6d78e49eabffc7b57f805ca46a2a827 by gribozavr
[clang-tidy] Fix relative path in header-filter.
Summary: Clang-tidy supports output diagnostics from header files if
user specifies --header-filter. But it can't handle relative path well.
For example, the folder structure of a project is:
```
// a.h is in /src/a/a.h
// b.h is in /src/b/b.h
...
// c.cpp is in /src/c.cpp
```
Now, we set --header-filter as --header-filter=/a/. That means we only
want to check header files under /src/a/ path, and ignore header files
uder /src/b/ path, but in current implementation, clang-tidy will check
/src/b/b.h also, because the name of b.h used in clang-tidy is
/src/a/../b/b.h.
This change tries to fix this issue.
Reviewers: alexfh, hokein, aaron.ballman, gribozavr
Reviewed By: gribozavr
Subscribers: MyDeveloperDay, xazax.hun, cfe-commits
Tags: #clang, #clang-tools-extra
Differential Revision: https://reviews.llvm.org/D67501
Patch by Yubo Xie.
llvm-svn: 372388
The file was modifiedclang-tools-extra/test/clang-tidy/file-filter.cpp
The file was modifiedclang-tools-extra/clang-tidy/ClangTidyDiagnosticConsumer.cpp
The file was addedclang-tools-extra/test/clang-tidy/Inputs/file-filter/subfolder_a/header_a.h
The file was addedclang-tools-extra/test/clang-tidy/Inputs/file-filter/subfolder_b/header_b.h
The file was addedclang-tools-extra/test/clang-tidy/Inputs/file-filter/subfolder_c/header_c.h
Commit 2a47c77e720a24f808bf6230d0a56bc969258b86 by david.tellenbach
[FastISel] Fix insertion of unconditional branches during FastISel
The insertion of an unconditional branch during FastISel can differ
depending on building with or without debug information. This happens
because FastISel::fastEmitBranch emits an unconditional branch depending
on the size of the current basic block without distinguishing between
debug and non-debug instructions.
This patch fixes this issue by ignoring debug instructions when getting
the size of the basic block.
Reviewers: aprantl
Reviewed By: aprantl
Subscribers: ormris, aprantl, hiraditya, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67703
llvm-svn: 372389
The file was modifiedllvm/unittests/IR/BasicBlockTest.cpp
The file was modifiedllvm/include/llvm/IR/BasicBlock.h
The file was modifiedllvm/lib/CodeGen/SelectionDAG/FastISel.cpp
The file was addedllvm/test/CodeGen/AArch64/fast-isel-branch-uncond-debug.ll
The file was modifiedllvm/lib/IR/BasicBlock.cpp
Commit 6c127cdb99f37069ef410ff9c7a57a76cab269a2 by gchatelet
[Alignment][NFC] migrate DataLayout internal struct to llvm::Align
Summary: This is patch is part of a series to introduce an Alignment
type. See this thread for context:
http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html See this
patch for the introduction of the type: https://reviews.llvm.org/D64790
With this patch the PointerAlignElem struct goes from 20B to 16B.
Reviewers: courbet
Subscribers: hiraditya, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67400
llvm-svn: 372390
The file was modifiedllvm/include/llvm/IR/DataLayout.h
The file was modifiedllvm/lib/IR/DataLayout.cpp
Commit 2d0cd6cac8403c22b29bcc7874649ff789c6c9b0 by luismarques
[RISCV] Fix static analysis issues
Unlikely to be problematic but still worth fixing.
Differential Revision: https://reviews.llvm.org/D67640
llvm-svn: 372391
The file was modifiedllvm/lib/Target/RISCV/AsmParser/RISCVAsmParser.cpp
The file was modifiedllvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
The file was modifiedllvm/lib/Target/RISCV/RISCVISelLowering.cpp
Commit 4fff87d2eea1fb8e835df9e6dbd8372bc5c313be by dave
[Testing] Python 3 requires `print` to use parens
llvm-svn: 372392
The file was modifiedllvm/test/Reduce/Inputs/remove-instructions.py
Commit 4896f7243d629dfa9cce4acf2f72ca1e081a2c40 by spatel
[SLPVectorizer] add tests for bogus reductions; NFC
https://bugs.llvm.org/show_bug.cgi?id=42708
https://bugs.llvm.org/show_bug.cgi?id=43146
llvm-svn: 372393
The file was addedllvm/test/Transforms/SLPVectorizer/X86/bad-reduction.ll
Commit e5d17c511fa603b557f86257b5b6f39b429f4e35 by Yaxun.Liu
[CUDA][HIP] Fix hostness of defaulted constructor Clang does not respect
the explicit device host attributes of defaulted special members. Also
clang does not respect the hostness of special members determined by
their first declarations. Clang also adds duplicate implicit device or
host attributes in certain cases. This patch fixes that. Differential
Revision: https://reviews.llvm.org/D67509
llvm-svn: 372394
The file was addedclang/test/SemaCUDA/default-ctor.cu
The file was modifiedclang/lib/Sema/SemaCUDA.cpp
Commit 084801bdc1a798f30d3ecc183009c74809e051c5 by maskray
Use llvm::StringLiteral instead of StringRef in few places
llvm-svn: 372395
The file was modifiedllvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
The file was modifiedllvm/lib/Target/AMDGPU/AMDGPUAnnotateKernelFeatures.cpp
The file was modifiedllvm/lib/Target/X86/X86InsertPrefetch.cpp
Commit 81669d5ead6fa555f13308771a6d4cd97f9a73c5 by cyndy_ishida
[TextAPI] Arch&Platform to Target
Summary: This is a patch for updating TextAPI/Macho to read in targets
as opposed to arch/platform. This is because in previous versions tbd
files only supported a single platform but that is no longer the case,
so, now its tracked by unique triples. This precedes a seperate patch
that will add  the TBD-v4 format
Reviewers: ributzka, steven_wu, plotfi, compnerd, smeenai
Reviewed By: ributzka
Subscribers: mgorny, hiraditya, dexonsmith, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67527
llvm-svn: 372396
The file was modifiedllvm/lib/TextAPI/MachO/Architecture.cpp
The file was modifiedllvm/lib/TextAPI/MachO/InterfaceFile.cpp
The file was modifiedllvm/include/llvm/TextAPI/MachO/Architecture.h
The file was modifiedllvm/include/llvm/TextAPI/MachO/Symbol.h
The file was modifiedllvm/lib/TextAPI/MachO/Symbol.cpp
The file was modifiedllvm/unittests/TextAPI/TextStubV1Tests.cpp
The file was modifiedllvm/unittests/TextAPI/TextStubV3Tests.cpp
The file was modifiedllvm/include/llvm/TextAPI/MachO/InterfaceFile.h
The file was modifiedllvm/lib/TextAPI/MachO/TextStubCommon.cpp
The file was modifiedllvm/lib/TextAPI/MachO/TextStub.cpp
The file was modifiedllvm/tools/llvm-ifs/llvm-ifs.cpp
The file was modifiedllvm/include/llvm/TextAPI/MachO/ArchitectureSet.h
The file was addedllvm/include/llvm/TextAPI/MachO/Platform.h
The file was addedllvm/include/llvm/TextAPI/MachO/Target.h
The file was addedllvm/lib/TextAPI/MachO/Target.cpp
The file was modifiedllvm/lib/TextAPI/CMakeLists.txt
The file was modifiedllvm/unittests/TextAPI/TextStubV2Tests.cpp
The file was modifiedllvm/lib/Object/TapiFile.cpp
The file was modifiedllvm/lib/TextAPI/MachO/TextStubCommon.h
The file was addedllvm/lib/TextAPI/MachO/Platform.cpp
Commit 927699490aec66edab97bf05b993f01a56b74c64 by llvmgnsyncbot
gn build: Merge r372396
llvm-svn: 372397
The file was modifiedllvm/utils/gn/secondary/llvm/lib/TextAPI/BUILD.gn
Commit b71d8d465aa992870a22bd17e684fa6a5e9b2759 by david.stenberg
Add a missing space in a MIR parser error message
llvm-svn: 372398
The file was modifiedllvm/test/CodeGen/MIR/X86/call-site-info-error2.mir
The file was modifiedllvm/lib/CodeGen/MIRParser/MIRParser.cpp
Commit be428513cb05893e74a7276a21b12b709db53bb9 by francesco.petrogalli
[docs] Remove training whitespaces. NFC
Subscribers: jfb, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67835
llvm-svn: 372399
The file was modifiedllvm/docs/Frontend/PerformanceTips.rst
Commit 267205149587595e956db25a12252835a51cd372 by maskray
[ELF] Error if the linked-to section of a SHF_LINK_ORDER section is
discarded
Summary: If st_link(A)=B, and A has the SHF_LINK_ORDER flag, we may
dereference a null pointer if B is garbage collected (PR43147):
1. In Wrter.cpp:compareByFilePosition, `aOut->sectionIndex` or
`bOut->sectionIndex` 2. In OutputSections::finalize,
`d->getParent()->sectionIndex`
Simply error and bail out to avoid null pointer dereferences. ld.bfd has
a similar error:
    sh_link of section `.bar' points to discarded section `.foo0' of
`a.o'
ld.bfd is more permissive in that it just checks whether the linked-to
section of the first input section is discarded. This is likely because
it sets sh_link of the output section according to the first input
section.
Reviewed By: grimar
Differential Revision: https://reviews.llvm.org/D67761
llvm-svn: 372400
The file was addedlld/test/ELF/gc-sections-metadata-err.s
The file was modifiedlld/ELF/Writer.cpp
Commit c84722ff277a6848dfa17d137dcf21d64cdfb972 by oliver.cruickshank
[ARM] Fix CTTZ not generating correct instructions MVE
CTTZ intrinsic should have been set to Custom, not Expand
llvm-svn: 372401
The file was modifiedllvm/test/CodeGen/Thumb2/mve-cttz.ll
The file was modifiedllvm/lib/Target/ARM/ARMISelLowering.cpp
Commit d21087af958656e3eab173fc69bf7a83a3956e90 by lebedev.ri
[InstCombine] Tests for (a+b)<=a && (a+b)!=0 fold (PR43259)
https://rise4fun.com/Alive/knp https://rise4fun.com/Alive/ALap
llvm-svn: 372402
The file was modifiedllvm/test/Transforms/InstCombine/result-of-add-of-negative-is-non-zero-and-no-underflow.ll
The file was addedllvm/test/Transforms/InstCombine/result-of-add-of-negative-or-zero-is-non-zero-and-no-underflow.ll
Commit 2b5d7e93dd18c13d5358f602d361273ec0960b37 by kparzysz
[MVT] Add v256i1 to MachineValueType
This type can show up when lowering some HVX vector code on Hexagon.
llvm-svn: 372403
The file was modifiedllvm/include/llvm/Support/MachineValueType.h
The file was modifiedllvm/lib/CodeGen/ValueTypes.cpp
The file was modifiedllvm/lib/Target/Hexagon/HexagonISelLowering.cpp
The file was addedllvm/test/CodeGen/Hexagon/autohvx/isel-setcc-v256i1.ll
The file was modifiedllvm/include/llvm/CodeGen/ValueTypes.td
Commit af77ca7e6e738b7963a622e4c35807ecc52f854b by Stanislav.Mekhanoshin
Remove assert from MachineLoop::getLoopPredecessor()
According to the documentation method returns predecessor if the given
loop's header has exactly one unique predecessor outside the loop.
Otherwise return null.
In reality it asserts if there is no predecessor outside of the loop.
The testcase has the loop where predecessors outside of the loop were
not identified as analyzeBranch() was unable to process the mask branch
and returned true. That is also not correct to assert for the truly dead
loops.
Differential Revision: https://reviews.llvm.org/D67634
llvm-svn: 372405
The file was addedllvm/test/CodeGen/AMDGPU/loop_header_nopred.mir
The file was modifiedllvm/include/llvm/Analysis/LoopInfoImpl.h
Commit ae685e7aab7f278cf197b8b1b1ccf76a6e884682 by Saleem Abdulrasool
Unwind: prevent unw_get_proc_info from returning stale data
If unwind info is not available at the current IP, unw_get_proc_info
should return a zero-filled structure rather than the info of the
previous IP.
This change also makes unw_get_proc_info return UNW_ENOINFO instead of
UNW_ESUCCESS.
Patch by Amanieu d'Antras!
llvm-svn: 372407
The file was modifiedlibunwind/src/UnwindCursor.hpp
The file was modifiedlibunwind/test/libunwind_01.pass.cpp
Commit f6398fb72c9e2d224ecc837d0e5713e008afbcb2 by spop
[aarch64] add def-pats for dot product
This patch adds the patterns to select the dot product instructions.
Tested on aarch64-linux with make check-all.
Differential Revision: https://reviews.llvm.org/D67645
llvm-svn: 372408
The file was modifiedllvm/lib/Target/AArch64/AArch64InstrInfo.td
The file was modifiedllvm/test/CodeGen/AArch64/neon-dot-product.ll
Commit 1b7b4b467f03322f37b20ccee5cdef0c9ecec5d4 by craig.topper
[SelectionDAG][Mips][Sparc] Don't allow SimplifyDemandedBits to constant
fold TargetConstant nodes to a Constant.
Summary: After the switch in SimplifyDemandedBits, it tries to create a
constant when possible. If the original node is a TargetConstant the
default in the switch will call computeKnownBits on the TargetConstant
which will succeed. This results in the TargetConstant becoming a
Constant. But TargetConstant exists to avoid being changed.
I've fixed the two cases that relied on this in tree by explicitly
making the nodes constant instead of target constant. The Sparc case is
an old bug. The Mips case was recently introduced now that ImmArg on
intrinsics gets turned into a TargetConstant when the SelectionDAG is
created. I've removed the ImmArg since it lowers to generic code.
Reviewers: arsenm, RKSimon, spatel
Subscribers: jyknight, sdardis, wdng, arichardson, hiraditya,
fedor.sergeev, jrtc27, atanasyan, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67802
llvm-svn: 372409
The file was modifiedllvm/lib/Target/Sparc/SparcISelLowering.cpp
The file was modifiedllvm/include/llvm/IR/IntrinsicsMips.td
The file was modifiedllvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp
Commit eff88e42f7860ac38cccafd175f5feca4d89c7c3 by yitzhakm
[libTooling] Add `ifBound`, `elseBranch` RangeSelector combinators.
Summary: Adds two new combinators and corresponding tests to the
RangeSelector library.
* `ifBound` -- conditional evaluation of range-selectors, based on
whether a
  given node id is bound in the match.
* `elseBranch` -- selects the source range of the else and its
statement.
Reviewers: gribozavr
Subscribers: cfe-commits
Tags: #clang
Differential Revision: https://reviews.llvm.org/D67621
llvm-svn: 372410
The file was modifiedclang/lib/Tooling/Refactoring/RangeSelector.cpp
The file was modifiedclang/unittests/Tooling/RangeSelectorTest.cpp
The file was modifiedclang/include/clang/Tooling/Refactoring/RangeSelector.h
Commit 330014843ceccdcb32463875b3fcd36654e75ad4 by Adrian Prantl
Doxygenify comments.
llvm-svn: 372411
The file was modifiedlldb/include/lldb/Symbol/Variable.h
The file was modifiedlldb/source/Symbol/Variable.cpp
Commit c2bda3e422a9d00c49f4f3faf3adfb0ac9767097 by eugeni.stepanov
[MTE] Handle MTE instructions in AArch64LoadStoreOptimizer.
Summary: Generate pre- and post-indexed forms of ST*G and STGP when
possible.
Reviewers: ostannard, vitalybuka
Subscribers: kristof.beyls, hiraditya, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67741
llvm-svn: 372412
The file was modifiedllvm/test/CodeGen/AArch64/stgp.ll
The file was addedllvm/test/CodeGen/AArch64/ldst-opt-mte.mir
The file was modifiedllvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
Commit 081eebc58fcc9baa7517b20eb1243e0bf056a683 by lebedev.ri
[NFC][InstCombine] Fixup newly-added tests
llvm-svn: 372413
The file was modifiedllvm/test/Transforms/InstCombine/result-of-add-of-negative-or-zero-is-non-zero-and-no-underflow.ll
The file was modifiedllvm/test/Transforms/InstCombine/result-of-add-of-negative-is-non-zero-and-no-underflow.ll
Commit 951cd32f4ba8e2cc08814a609853c11c69efc394 by kristof.umann
Reland '[analyzer][MallocChecker][NFC] Document and reorganize some
functions'
Differential Revision: https://reviews.llvm.org/D54823
llvm-svn: 372414
The file was modifiedclang/lib/StaticAnalyzer/Checkers/MallocChecker.cpp
Commit 2d2850ff09b7b1ca5fbc249b46c05ff94931831a by richard-llvm
[www] Turn 'Clang 9' boxes green in C++ status pages now Clang 9 is
released.
llvm-svn: 372415
The file was modifiedclang/www/cxx_status.html
The file was modifiedclang/www/make_cxx_dr_status
The file was modifiedclang/www/cxx_dr_status.html
Commit 7dab840fd4f26fc814b323e017f549f9fb43fcd5 by llvm-dev
Fix MSVC "not all control paths return a value" warning. NFCI.
llvm-svn: 372416
The file was modifiedllvm/lib/TextAPI/MachO/Platform.cpp
Commit e065e5f12a7de2074355e1fc3d2d1fcb4a4fcf66 by Jinsong Ji
[NFC][PowerPC] Refactor classifyGlobalReference
We always(and only) check the NLP flag after calling
classifyGlobalReference to see whether it is accessed indirectly.
Refactor to code to use isGVIndirectSym instead.
llvm-svn: 372417
The file was modifiedllvm/lib/Target/PowerPC/PPCFastISel.cpp
The file was modifiedllvm/lib/Target/PowerPC/PPCSubtarget.cpp
The file was modifiedllvm/lib/Target/PowerPC/PPCISelLowering.cpp
The file was modifiedllvm/lib/Target/PowerPC/PPCSubtarget.h
The file was modifiedllvm/lib/Target/PowerPC/PPCAsmPrinter.cpp
Commit 60a6f31dde488e28afab0dc39697e645d0653e2e by llvm-dev
Fix -Wdocumentation warning. NFCI.
llvm-svn: 372418
The file was modifiedllvm/include/llvm/TextAPI/MachO/InterfaceFile.h
Commit 96be6f485c733c990d01c60f0dc6ae11b3974eea by kristof.umann
Fix a documentation error
llvm-svn: 372419
The file was modifiedclang/lib/StaticAnalyzer/Checkers/MallocChecker.cpp
Commit c139d1e28109450085a11e3b2ec7d53c6a00c37b by craig.topper
[Mips] Remove immarg test for intrinsics that no longer have an immarg
after r372409.
llvm-svn: 372420
The file was removedllvm/test/Verifier/Mips/intrinsic-immarg.ll
Commit 6a234677f4916fc647e463f058feeff73b131879 by mtrent
Can't pass .dSYM directory to llvm-objdump -dsym= (and error message is
wrong)
Summary: Allow users to pass the path to a .dSYM directory to
llvm-objdump's -dsym flag rather than requiring users to find the DWARF
DSYM Mach-O within the bundle structure by hand.
rdar://46873333
Reviewers: pete, lhames, friss, aprantl
Reviewed By: pete, aprantl
Subscribers: MaskRay, aprantl, rupprecht, seiya, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D67780
llvm-svn: 372421
The file was modifiedllvm/tools/llvm-objdump/MachODump.cpp
Commit 830909b97a9a63959758f0b5e049ac172815d0db by erich.keane
Ensure AtomicExpr goes through SEMA checking after TreeTransform
RebuildAtomicExpr was skipping doing semantic analysis which broke in
the cases where the expressions were not dependent. This resulted in the
ImplicitCastExpr from an array to a pointer being lost, causing a crash
in IR CodeGen.
Differential Revision: https://reviews.llvm.org/D67854
llvm-svn: 372422
The file was modifiedclang/lib/Sema/TreeTransform.h
The file was modifiedclang/include/clang/Sema/Sema.h
The file was modifiedclang/lib/Sema/SemaChecking.cpp
The file was addedclang/test/AST/atomic-expr.cpp
Commit 949a126438b9d4949208fec549e2772e3270d7d5 by mascasa
[docs] Update structure-aware-fuzzing link.
The document has been moved to the google/fuzzing GitHub repo.
llvm-svn: 372423
The file was modifiedllvm/docs/LibFuzzer.rst
Commit ce7cfbccc63ba318bed00aef65dab49adc6f43c8 by jan.kratochvil
[lldb] Process formatters in reverse-chronological order
If one reverts D66398 then the TestDataFormatterStdList does fail - as
the C++ formatters are initialized in the opposite order. But the
current state of trunk does not mind the order for C++ formatters.
It is using now a single std::vector as suggested by Pavel Labath.
Differential Revision: https://reviews.llvm.org/D66654
llvm-svn: 372424
The file was modifiedlldb/include/lldb/DataFormatters/FormattersContainer.h
The file was modifiedlldb/packages/Python/lldbsuite/test/functionalities/data-formatter/data-formatter-advanced/TestDataFormatterAdv.py
The file was modifiedlldb/include/lldb/Utility/RegularExpression.h
Commit 72a3d8597da5cb50f3a21ba8a2f822117459af34 by mitchphillips
Revert "[MachinePipeliner] Improve the TargetInstrInfo API
analyzeLoop/reduceLoopCount"
This commit broke the ASan buildbot. See comments in rL372376 for more
information.
This reverts commit 15e27b0b6d9d51362fad85dbe95ac5b3fadf0a06.
llvm-svn: 372425
The file was modifiedllvm/lib/Target/Hexagon/HexagonInstrInfo.h
The file was modifiedllvm/lib/Target/PowerPC/PPCInstrInfo.cpp
The file was modifiedllvm/lib/CodeGen/ModuloSchedule.cpp
The file was modifiedllvm/lib/Target/Hexagon/HexagonInstrInfo.cpp
The file was modifiedllvm/lib/Target/PowerPC/PPCInstrInfo.h
The file was modifiedllvm/lib/CodeGen/MachinePipeliner.cpp
The file was modifiedllvm/include/llvm/CodeGen/ModuloSchedule.h
The file was modifiedllvm/lib/CodeGen/TargetInstrInfo.cpp
The file was modifiedllvm/test/CodeGen/Hexagon/swp-epilog-phi7.ll
The file was modifiedllvm/include/llvm/CodeGen/TargetInstrInfo.h
Commit 216be996d68ec325f1d4341d3af78f078d430d4b by Jinsong Ji
[NFC][PowerPC] Consolidate testing of common linkage symbols
Add a new file to test the code gen for common linkage symbol. Remove
common linkage in some other testcases to avoid distraction.
llvm-svn: 372426
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesinesi.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigtus.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesiltuc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesineull.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesilesc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesiltsi.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllleuc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesiless.ll
The file was modifiedllvm/test/CodeGen/PowerPC/pr36068.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllgtus.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllgtuc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllltus.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllgeull.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllequs.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllgtui.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesiness.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigeus.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigtsi.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesineuc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllnesll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/f128-aggregates.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigtsc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigtsll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllleui.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesiltus.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testCompareslleqss.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testCompareslllesc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testCompareslllesi.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllltuc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigesll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllgesi.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigeull.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesilesi.ll
The file was modifiedllvm/test/CodeGen/PowerPC/pr32140.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllltui.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesieqsi.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesiequll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testCompareslleqsi.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllequi.ll
The file was modifiedllvm/test/CodeGen/PowerPC/ppc64-P9-mod.ll
The file was modifiedllvm/test/CodeGen/PowerPC/zext-and-cmp.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigess.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllltsll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/expand-isel.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigtuc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllgesc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesineui.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllgess.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllneull.ll
The file was modifiedllvm/test/CodeGen/PowerPC/csr-split.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesiequi.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesileuc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/sms-simple.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesiequc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesiltsc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/ppc64-pre-inc-no-extra-phi.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testCompareslleqsll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesileull.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testCompareslllesll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesiltui.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesinesll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllgtsll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllleus.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigesc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllgeus.ll
The file was addedllvm/test/CodeGen/PowerPC/elf-common.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigeui.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllgeuc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllgeui.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesilesll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testCompareslleqsc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesiequs.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigtui.ll
The file was modifiedllvm/test/CodeGen/PowerPC/pr39815.ll
The file was modifiedllvm/test/CodeGen/PowerPC/CompareEliminationSpillIssue.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesieqsll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesineus.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesieqss.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesileui.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllequll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllless.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesileus.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesiltsll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesieqsc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllleull.ll
The file was modifiedllvm/test/CodeGen/PowerPC/ctrloop-shortLoops.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigeuc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesinesc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllgesll.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigtss.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesllequc.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesigesi.ll
The file was modifiedllvm/test/CodeGen/PowerPC/testComparesiltss.ll