SuccessChanges

Summary

  1. Bring back clang-x64-ninja-win7/windows7-buildbot Summary: Bring back clang-x64-ninja-win7/windows7-buildbot with correct info and 'autodetect' visual studio parameter. Reviewers: gkistanova Reviewed By: gkistanova Subscribers: llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D67402
  2. [LangRef] fix punctuation; NFC
  3. gn build: add include_dir that's necessary after r371564
  4. [InstCombine] fold sign-bit compares of srem (srem X, pow2C) sgt/slt 0 can be reduced using bit hacks by masking off the sign bit and the module (low) bits: https://rise4fun.com/Alive/jSO A '2' divisor allows slightly more folding: https://rise4fun.com/Alive/tDBM Any chance to remove an 'srem' use is probably worthwhile, but this is limited to the one-use improvement case because doing more may expose other missing folds. That means it does nothing for PR21929 yet: https://bugs.llvm.org/show_bug.cgi?id=21929 Differential Revision: https://reviews.llvm.org/D67334
  5. [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing Summary: This catches malformed mir files which specify alignment as log2 instead of pow2. See https://reviews.llvm.org/D65945 for reference, This is patch is part of a series to introduce an Alignment type. See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html See this patch for the introduction of the type: https://reviews.llvm.org/D64790 Reviewers: courbet Subscribers: MatzeB, qcolombet, dschuff, arsenm, sdardis, nemanjai, jvesely, nhaehnle, hiraditya, kbarton, asb, rbar, johnrusso, simoncook, apazos, sabuasal, niosHD, jrtc27, MaskRay, zzheng, edward-jones, atanasyan, rogfer01, MartinMosbeck, brucehoult, the_o, PkmX, jocewei, jsji, Petar.Avramovic, asbirlea, s.egerton, pzheng, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D67433
  6. [mips][msa] Fix infinite loop for mips.nori.b intrinsic When value of immediate in `mips.nori.b` is 255 (which has all ones in binary form as 8bit integer) DAGCombiner and Legalizer would fall in an infinite loop. DAGCombiner would try to simplify `or %value, -1` by turning `%value` into UNDEF. Legalizer will turn it back into `Constant<0>` which would then be again turned into UNDEF by DAGCombiner. To avoid this loop we make UNDEF legal for MSA int types on Mips. Patch by Mirko Brkusanin. Differential Revision: https://reviews.llvm.org/D67280
  7. Fix -Wdocumentation warning - void function doesn't need a @returns. NFCI.
Revision 371613 by itaraban:
Bring back clang-x64-ninja-win7/windows7-buildbot

Summary:
Bring back clang-x64-ninja-win7/windows7-buildbot with correct info and 'autodetect' visual studio parameter.


Reviewers: gkistanova

Reviewed By: gkistanova

Subscribers: llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D67402
Change TypePath in RepositoryPath in Workspace
The file was modified/zorg/trunk/buildbot/osuosl/master/config/builders.py (diff)zorg/buildbot/osuosl/master/config/builders.py
The file was modified/zorg/trunk/buildbot/osuosl/master/config/slaves.py (diff)zorg/buildbot/osuosl/master/config/slaves.py
The file was modified/zorg/trunk/buildbot/osuosl/master/config/status.py (diff)zorg/buildbot/osuosl/master/config/status.py
Revision 371612 by spatel:
[LangRef] fix punctuation; NFC
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/docs/LangRef.rst (diff)llvm.src/docs/LangRef.rst
Revision 371611 by nico:
gn build: add include_dir that's necessary after r371564
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/utils/gn/secondary/llvm/tools/llvm-reduce/BUILD.gn (diff)llvm.src/utils/gn/secondary/llvm/tools/llvm-reduce/BUILD.gn
Revision 371610 by spatel:
[InstCombine] fold sign-bit compares of srem

(srem X, pow2C) sgt/slt 0 can be reduced using bit hacks by masking
off the sign bit and the module (low) bits:
https://rise4fun.com/Alive/jSO
A '2' divisor allows slightly more folding:
https://rise4fun.com/Alive/tDBM

Any chance to remove an 'srem' use is probably worthwhile, but this is limited
to the one-use improvement case because doing more may expose other missing
folds. That means it does nothing for PR21929 yet:
https://bugs.llvm.org/show_bug.cgi?id=21929

Differential Revision: https://reviews.llvm.org/D67334
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Transforms/InstCombine/InstCombineCompares.cpp (diff)llvm.src/lib/Transforms/InstCombine/InstCombineCompares.cpp
The file was modified/llvm/trunk/lib/Transforms/InstCombine/InstCombineInternal.h (diff)llvm.src/lib/Transforms/InstCombine/InstCombineInternal.h
The file was modified/llvm/trunk/test/Transforms/InstCombine/icmp-div-constant.ll (diff)llvm.src/test/Transforms/InstCombine/icmp-div-constant.ll
Revision 371608 by gchatelet:
[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing

Summary:
This catches malformed mir files which specify alignment as log2 instead of pow2.
See https://reviews.llvm.org/D65945 for reference,

This is patch is part of a series to introduce an Alignment type.
See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html
See this patch for the introduction of the type: https://reviews.llvm.org/D64790

Reviewers: courbet

Subscribers: MatzeB, qcolombet, dschuff, arsenm, sdardis, nemanjai, jvesely, nhaehnle, hiraditya, kbarton, asb, rbar, johnrusso, simoncook, apazos, sabuasal, niosHD, jrtc27, MaskRay, zzheng, edward-jones, atanasyan, rogfer01, MartinMosbeck, brucehoult, the_o, PkmX, jocewei, jsji, Petar.Avramovic, asbirlea, s.egerton, pzheng, llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D67433
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/include/llvm/CodeGen/MachineFunction.h (diff)llvm.src/include/llvm/CodeGen/MachineFunction.h
The file was modified/llvm/trunk/include/llvm/CodeGen/TargetLowering.h (diff)llvm.src/include/llvm/CodeGen/TargetLowering.h
The file was modified/llvm/trunk/lib/CodeGen/AsmPrinter/AsmPrinter.cpp (diff)llvm.src/lib/CodeGen/AsmPrinter/AsmPrinter.cpp
The file was modified/llvm/trunk/lib/CodeGen/AsmPrinter/WinException.cpp (diff)llvm.src/lib/CodeGen/AsmPrinter/WinException.cpp
The file was modified/llvm/trunk/lib/CodeGen/BranchRelaxation.cpp (diff)llvm.src/lib/CodeGen/BranchRelaxation.cpp
The file was modified/llvm/trunk/lib/CodeGen/MIRParser/MIRParser.cpp (diff)llvm.src/lib/CodeGen/MIRParser/MIRParser.cpp
The file was modified/llvm/trunk/lib/CodeGen/MIRPrinter.cpp (diff)llvm.src/lib/CodeGen/MIRPrinter.cpp
The file was modified/llvm/trunk/lib/CodeGen/MachineFunction.cpp (diff)llvm.src/lib/CodeGen/MachineFunction.cpp
The file was modified/llvm/trunk/lib/CodeGen/PatchableFunction.cpp (diff)llvm.src/lib/CodeGen/PatchableFunction.cpp
The file was modified/llvm/trunk/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp (diff)llvm.src/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp
The file was modified/llvm/trunk/lib/Target/AMDGPU/R600AsmPrinter.cpp (diff)llvm.src/lib/Target/AMDGPU/R600AsmPrinter.cpp
The file was modified/llvm/trunk/lib/Target/ARC/ARCMachineFunctionInfo.h (diff)llvm.src/lib/Target/ARC/ARCMachineFunctionInfo.h
The file was modified/llvm/trunk/lib/Target/ARM/ARMBasicBlockInfo.cpp (diff)llvm.src/lib/Target/ARM/ARMBasicBlockInfo.cpp
The file was modified/llvm/trunk/lib/Target/ARM/ARMConstantIslandPass.cpp (diff)llvm.src/lib/Target/ARM/ARMConstantIslandPass.cpp
The file was modified/llvm/trunk/lib/Target/Mips/MipsAsmPrinter.cpp (diff)llvm.src/lib/Target/Mips/MipsAsmPrinter.cpp
The file was modified/llvm/trunk/lib/Target/Mips/MipsConstantIslandPass.cpp (diff)llvm.src/lib/Target/Mips/MipsConstantIslandPass.cpp
The file was modified/llvm/trunk/lib/Target/PowerPC/PPCBranchSelector.cpp (diff)llvm.src/lib/Target/PowerPC/PPCBranchSelector.cpp
The file was modified/llvm/trunk/lib/Target/SystemZ/SystemZLongBranch.cpp (diff)llvm.src/lib/Target/SystemZ/SystemZLongBranch.cpp
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/combine-anyext-crash.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/combine-anyext-crash.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/fold-fp-select.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/fold-fp-select.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/fold-select.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/fold-select.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/fp128-legalize-crash-pr35690.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/fp128-legalize-crash-pr35690.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/fp16-copy-gpr.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/fp16-copy-gpr.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/inline-memcpy.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/inline-memcpy.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/inline-memmove.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/inline-memmove.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/inline-memset.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/inline-memset.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/inline-small-memcpy.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/inline-small-memcpy.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-add.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-add.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-blockaddress.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-blockaddress.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-ceil.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-ceil.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-cmp.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-cmp.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-cos.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-cos.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-div.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-div.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-dyn-alloca.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-dyn-alloca.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-exp.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-exp.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-ext.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-ext.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-fexp2.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-fexp2.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-fma.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-fma.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-frint.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-frint.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-intrinsic-round.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-intrinsic-round.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-intrinsic-trunc.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-intrinsic-trunc.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-load-store-vector-of-ptr.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-load-store-vector-of-ptr.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-load-store.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-load-store.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-log.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-log.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-log10.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-log10.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-log2.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-log2.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-nearbyint.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-nearbyint.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-non-pow2-load-store.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-non-pow2-load-store.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-phi.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-phi.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-pow.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-pow.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-s128-div.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-s128-div.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-select.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-select.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-shuffle-vector.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-shuffle-vector.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-sin.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-sin.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-sqrt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-sqrt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-vector-icmp.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-vector-icmp.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalizer-combiner-zext-trunc-crash.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalizer-combiner-zext-trunc-crash.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/load-addressing-modes.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/load-addressing-modes.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/localizer-in-O0-pipeline.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/localizer-in-O0-pipeline.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/localizer.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/localizer.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/machine-cse-mid-pipeline.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/machine-cse-mid-pipeline.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/non-pow-2-extload-combine.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/non-pow-2-extload-combine.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/observer-change-crash.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/observer-change-crash.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/opt-fold-compare.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/opt-fold-compare.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/opt-shuffle-splat.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/opt-shuffle-splat.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/prelegalizercombiner-extending-loads-s1.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/prelegalizercombiner-extending-loads-s1.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-extract-vector-elt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-extract-vector-elt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-extract.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-extract.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-fma.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-fma.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-insert-vector-elt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-insert-vector-elt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-intrinsic-round.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-intrinsic-round.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-intrinsic-trunc.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-intrinsic-trunc.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-nearbyint.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-nearbyint.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-select.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-select.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-trunc-s128.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-trunc-s128.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbankselect-build-vector.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbankselect-build-vector.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbankselect-unmerge-vec.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbankselect-unmerge-vec.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-arith-extended-reg.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-arith-extended-reg.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-atomic-load-store.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-atomic-load-store.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-binop.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-binop.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-blockaddress.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-blockaddress.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-bswap.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-bswap.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-build-vector.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-build-vector.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-cbz.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-cbz.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-concat-vectors.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-concat-vectors.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-ctlz.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-ctlz.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-extract-vector-elt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-extract-vector-elt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-fcmp.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-fcmp.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-frint-nofp16.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-frint-nofp16.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-frint.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-frint.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-insert-vector-elt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-insert-vector-elt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-int-ext.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-int-ext.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-intrinsic-round.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-intrinsic-round.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-intrinsic-trunc.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-intrinsic-trunc.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-jump-table-brjt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-jump-table-brjt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-ldaxr-intrin.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-ldaxr-intrin.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-ldxr-intrin.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-ldxr-intrin.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-load-store-vector-of-ptr.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-load-store-vector-of-ptr.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-load.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-load.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-nearbyint.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-nearbyint.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-phi.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-phi.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-pr32733.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-pr32733.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-select.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-select.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-shuffle-vector.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-shuffle-vector.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-shufflevec-undef-mask-elt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-shufflevec-undef-mask-elt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-stlxr-intrin.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-stlxr-intrin.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-store.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-store.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-stx.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-stx.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-trap.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-trap.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-uaddo.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-uaddo.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-unmerge.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-unmerge.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-vector-icmp.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-vector-icmp.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-vector-shift.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-vector-shift.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-with-no-legality-check.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-with-no-legality-check.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/store-addressing-modes.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/store-addressing-modes.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/aarch64-mov-debug-locs.mir (diff)llvm.src/test/CodeGen/AArch64/aarch64-mov-debug-locs.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/aarch64-vector-pcs.mir (diff)llvm.src/test/CodeGen/AArch64/aarch64-vector-pcs.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/branch-relax-block-size.mir (diff)llvm.src/test/CodeGen/AArch64/branch-relax-block-size.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/dont-shrink-wrap-stack-mayloadorstore.mir (diff)llvm.src/test/CodeGen/AArch64/dont-shrink-wrap-stack-mayloadorstore.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/irg-nomem.mir (diff)llvm.src/test/CodeGen/AArch64/irg-nomem.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/jump-table-compress.mir (diff)llvm.src/test/CodeGen/AArch64/jump-table-compress.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/machine-outliner-inline-asm-adrp.mir (diff)llvm.src/test/CodeGen/AArch64/machine-outliner-inline-asm-adrp.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/movimm-wzr.mir (diff)llvm.src/test/CodeGen/AArch64/movimm-wzr.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/reverse-csr-restore-seq.mir (diff)llvm.src/test/CodeGen/AArch64/reverse-csr-restore-seq.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/spill-undef.mir (diff)llvm.src/test/CodeGen/AArch64/spill-undef.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame0.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame0.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame1.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame1.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame2.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame2.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame3.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame3.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame4.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame4.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame5.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame5.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame6.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame6.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame7.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame7.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame8.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame8.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh1.mir (diff)llvm.src/test/CodeGen/AArch64/wineh1.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh2.mir (diff)llvm.src/test/CodeGen/AArch64/wineh2.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh3.mir (diff)llvm.src/test/CodeGen/AArch64/wineh3.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh4.mir (diff)llvm.src/test/CodeGen/AArch64/wineh4.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh5.mir (diff)llvm.src/test/CodeGen/AArch64/wineh5.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh6.mir (diff)llvm.src/test/CodeGen/AArch64/wineh6.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh7.mir (diff)llvm.src/test/CodeGen/AArch64/wineh7.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh8.mir (diff)llvm.src/test/CodeGen/AArch64/wineh8.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh_shrinkwrap.mir (diff)llvm.src/test/CodeGen/AArch64/wineh_shrinkwrap.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/GlobalISel/legalize-block-addr.mir (diff)llvm.src/test/CodeGen/AMDGPU/GlobalISel/legalize-block-addr.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/GlobalISel/regbankselect-block-addr.mir (diff)llvm.src/test/CodeGen/AMDGPU/GlobalISel/regbankselect-block-addr.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/coalescer-subreg-join.mir (diff)llvm.src/test/CodeGen/AMDGPU/coalescer-subreg-join.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/constant-fold-imm-immreg.mir (diff)llvm.src/test/CodeGen/AMDGPU/constant-fold-imm-immreg.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/couldnt-join-subrange-3.mir (diff)llvm.src/test/CodeGen/AMDGPU/couldnt-join-subrange-3.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/fix-vgpr-copies.mir (diff)llvm.src/test/CodeGen/AMDGPU/fix-vgpr-copies.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/flat-load-clustering.mir (diff)llvm.src/test/CodeGen/AMDGPU/flat-load-clustering.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/fold-imm-f16-f32.mir (diff)llvm.src/test/CodeGen/AMDGPU/fold-imm-f16-f32.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/hazard.mir (diff)llvm.src/test/CodeGen/AMDGPU/hazard.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/insert-waitcnts-exp.mir (diff)llvm.src/test/CodeGen/AMDGPU/insert-waitcnts-exp.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/inserted-wait-states.mir (diff)llvm.src/test/CodeGen/AMDGPU/inserted-wait-states.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/invert-br-undef-vcc.mir (diff)llvm.src/test/CodeGen/AMDGPU/invert-br-undef-vcc.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/limit-coalesce.mir (diff)llvm.src/test/CodeGen/AMDGPU/limit-coalesce.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/memory-legalizer-atomic-insert-end.mir (diff)llvm.src/test/CodeGen/AMDGPU/memory-legalizer-atomic-insert-end.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-1.mir (diff)llvm.src/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-1.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-2.mir (diff)llvm.src/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-2.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/merge-load-store-physreg.mir (diff)llvm.src/test/CodeGen/AMDGPU/merge-load-store-physreg.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/merge-load-store.mir (diff)llvm.src/test/CodeGen/AMDGPU/merge-load-store.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/opt-sgpr-to-vgpr-copy.mir (diff)llvm.src/test/CodeGen/AMDGPU/opt-sgpr-to-vgpr-copy.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/rename-independent-subregs-mac-operands.mir (diff)llvm.src/test/CodeGen/AMDGPU/rename-independent-subregs-mac-operands.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir (diff)llvm.src/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/schedule-regpressure.mir (diff)llvm.src/test/CodeGen/AMDGPU/schedule-regpressure.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/sdwa-scalar-ops.mir (diff)llvm.src/test/CodeGen/AMDGPU/sdwa-scalar-ops.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir (diff)llvm.src/test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/smem-no-clause-coalesced.mir (diff)llvm.src/test/CodeGen/AMDGPU/smem-no-clause-coalesced.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/undefined-physreg-sgpr-spill.mir (diff)llvm.src/test/CodeGen/AMDGPU/undefined-physreg-sgpr-spill.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir (diff)llvm.src/test/CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/wqm.mir (diff)llvm.src/test/CodeGen/AMDGPU/wqm.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/ARMLoadStoreDBG.mir (diff)llvm.src/test/CodeGen/ARM/ARMLoadStoreDBG.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/cmp1-peephole-thumb.mir (diff)llvm.src/test/CodeGen/ARM/cmp1-peephole-thumb.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/cmp2-peephole-thumb.mir (diff)llvm.src/test/CodeGen/ARM/cmp2-peephole-thumb.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/constant-island-movwt.mir (diff)llvm.src/test/CodeGen/ARM/constant-island-movwt.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/constant-islands-cfg.mir (diff)llvm.src/test/CodeGen/ARM/constant-islands-cfg.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/constant-islands-split-IT.mir (diff)llvm.src/test/CodeGen/ARM/constant-islands-split-IT.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/dbg-range-extension.mir (diff)llvm.src/test/CodeGen/ARM/dbg-range-extension.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/expand-pseudos.mir (diff)llvm.src/test/CodeGen/ARM/expand-pseudos.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/fp16-litpool-arm.mir (diff)llvm.src/test/CodeGen/ARM/fp16-litpool-arm.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/fp16-litpool-thumb.mir (diff)llvm.src/test/CodeGen/ARM/fp16-litpool-thumb.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/fp16-litpool2-arm.mir (diff)llvm.src/test/CodeGen/ARM/fp16-litpool2-arm.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/fp16-litpool3-arm.mir (diff)llvm.src/test/CodeGen/ARM/fp16-litpool3-arm.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/ifcvt-diamond-unanalyzable-common.mir (diff)llvm.src/test/CodeGen/ARM/ifcvt-diamond-unanalyzable-common.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/misched-int-basic-thumb2.mir (diff)llvm.src/test/CodeGen/ARM/misched-int-basic-thumb2.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/misched-int-basic.mir (diff)llvm.src/test/CodeGen/ARM/misched-int-basic.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/prera-ldst-aliasing.mir (diff)llvm.src/test/CodeGen/ARM/prera-ldst-aliasing.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/prera-ldst-insertpt.mir (diff)llvm.src/test/CodeGen/ARM/prera-ldst-insertpt.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/sched-it-debug-nodes.mir (diff)llvm.src/test/CodeGen/ARM/sched-it-debug-nodes.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/single-issue-r52.mir (diff)llvm.src/test/CodeGen/ARM/single-issue-r52.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/v6-jumptable-clobber.mir (diff)llvm.src/test/CodeGen/ARM/v6-jumptable-clobber.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/vldm-liveness.mir (diff)llvm.src/test/CodeGen/ARM/vldm-liveness.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/vldmia-sched.mir (diff)llvm.src/test/CodeGen/ARM/vldmia-sched.mir
The file was modified/llvm/trunk/test/CodeGen/Hexagon/bank-conflict.mir (diff)llvm.src/test/CodeGen/Hexagon/bank-conflict.mir
The file was modified/llvm/trunk/test/CodeGen/Hexagon/early-if-conv-lifetime.mir (diff)llvm.src/test/CodeGen/Hexagon/early-if-conv-lifetime.mir
The file was modified/llvm/trunk/test/CodeGen/Hexagon/early-if-predicator.mir (diff)llvm.src/test/CodeGen/Hexagon/early-if-predicator.mir
The file was modified/llvm/trunk/test/CodeGen/Hexagon/ifcvt-live-subreg.mir (diff)llvm.src/test/CodeGen/Hexagon/ifcvt-live-subreg.mir
The file was modified/llvm/trunk/test/CodeGen/Hexagon/pipeliner/swp-phi-start.mir (diff)llvm.src/test/CodeGen/Hexagon/pipeliner/swp-phi-start.mir
The file was modified/llvm/trunk/test/CodeGen/Hexagon/regalloc-bad-undef.mir (diff)llvm.src/test/CodeGen/Hexagon/regalloc-bad-undef.mir
The file was modified/llvm/trunk/test/CodeGen/Lanai/peephole-compare.mir (diff)llvm.src/test/CodeGen/Lanai/peephole-compare.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/AArch64/print-parse-verify-failedISel-property.mir (diff)llvm.src/test/CodeGen/MIR/AArch64/print-parse-verify-failedISel-property.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/AArch64/return-address-signing.mir (diff)llvm.src/test/CodeGen/MIR/AArch64/return-address-signing.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/AArch64/swp.mir (diff)llvm.src/test/CodeGen/MIR/AArch64/swp.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/AMDGPU/syncscopes.mir (diff)llvm.src/test/CodeGen/MIR/AMDGPU/syncscopes.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/Generic/machine-function.mir (diff)llvm.src/test/CodeGen/MIR/Generic/machine-function.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/PowerPC/peephole-miscompile-extswsli.mir (diff)llvm.src/test/CodeGen/MIR/PowerPC/peephole-miscompile-extswsli.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/PowerPC/prolog_vec_spills.mir (diff)llvm.src/test/CodeGen/MIR/PowerPC/prolog_vec_spills.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/X86/branch-folder-with-label.mir (diff)llvm.src/test/CodeGen/MIR/X86/branch-folder-with-label.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/X86/diexpr-win32.mir (diff)llvm.src/test/CodeGen/MIR/X86/diexpr-win32.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/X86/expected-stack-object.mir (diff)llvm.src/test/CodeGen/MIR/X86/expected-stack-object.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/X86/fixed-stack-di.mir (diff)llvm.src/test/CodeGen/MIR/X86/fixed-stack-di.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/X86/fixed-stack-memory-operands.mir (diff)llvm.src/test/CodeGen/MIR/X86/fixed-stack-memory-operands.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/X86/frame-info-stack-references.mir (diff)llvm.src/test/CodeGen/MIR/X86/frame-info-stack-references.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/add.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/add.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/bitwise.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/bitwise.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/branch.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/branch.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/constants.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/constants.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/fabs.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/fabs.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/fcmp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/fcmp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/fence.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/fence.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/float_args.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/float_args.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/float_arithmetic_operations.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/float_arithmetic_operations.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/float_constants.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/float_constants.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/fpext_and_fptrunc.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/fpext_and_fptrunc.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/fptosi_and_fptoui.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/fptosi_and_fptoui.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/fsqrt.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/fsqrt.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/gloal_address.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/gloal_address.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/gloal_address_pic.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/gloal_address_pic.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/icmp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/icmp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/inttoptr_and_ptrtoint.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/inttoptr_and_ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/jump_table_and_brjt.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/jump_table_and_brjt.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/load.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/load.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/load_store_fold.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/load_store_fold.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/mul.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/mul.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/phi.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/phi.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/pointers.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/pointers.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/rem_and_div.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/rem_and_div.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/select.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/select.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/sitofp_and_uitofp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/sitofp_and_uitofp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/stack_args.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/stack_args.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/store.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/store.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/sub.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/sub.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/truncStore_and_aExtLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/truncStore_and_aExtLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/zextLoad_and_sextLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/zextLoad_and_sextLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/add.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/add.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/bitwise.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/bitwise.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/branch.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/branch.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/ceil_and_floor.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/ceil_and_floor.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/constants.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/constants.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/fabs.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/fabs.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/fcmp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/fcmp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/fence.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/fence.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/float_arithmetic_operations.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/float_arithmetic_operations.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/float_constants.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/float_constants.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/fpext_and_fptrunc.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/fpext_and_fptrunc.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/fptosi_and_fptoui.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/fptosi_and_fptoui.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/fsqrt.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/fsqrt.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/global_address.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/global_address.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/icmp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/icmp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/inttoptr_and_ptrtoint.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/inttoptr_and_ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/jump_table_and_brjt.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/jump_table_and_brjt.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/load.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/load.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/mul.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/mul.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/phi.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/phi.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/pointers.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/pointers.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/rem_and_div.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/rem_and_div.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/select.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/select.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/sitofp_and_uitofp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/sitofp_and_uitofp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/stack_args.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/stack_args.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/store.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/store.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/sub.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/sub.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/trap.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/trap.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/trunc.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/trunc.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/truncStore_and_aExtLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/truncStore_and_aExtLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/zextLoad_and_sextLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/zextLoad_and_sextLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/zext_and_sext.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/zext_and_sext.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/truncStore_and_aExtLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/truncStore_and_aExtLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/tryCombine.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/tryCombine.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/zextLoad_and_sextLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/zextLoad_and_sextLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/TypeInfoforMF_skipCopies.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/TypeInfoforMF_skipCopies.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/add.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/add.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/bitwise.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/bitwise.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/branch.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/branch.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/fabs.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/fabs.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/fcmp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/fcmp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/fence.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/fence.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/float_args.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/float_args.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/float_arithmetic_operations.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/float_arithmetic_operations.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/float_constants.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/float_constants.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/fpext_and_fptrunc.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/fpext_and_fptrunc.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/fptosi_and_fptoui.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/fptosi_and_fptoui.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/fsqrt.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/fsqrt.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/global_address.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/global_address.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/global_address_pic.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/global_address_pic.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/icmp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/icmp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/inttoptr_and_ptrtoint.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/inttoptr_and_ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/jump_table_and_brjt.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/jump_table_and_brjt.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/load.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/load.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/long_ambiguous_chain_s32.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/long_ambiguous_chain_s32.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/long_ambiguous_chain_s64.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/long_ambiguous_chain_s64.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/mul.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/mul.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/phi.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/phi.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/pointers.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/pointers.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/rem_and_div.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/rem_and_div.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/select.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/select.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/sitofp_and_uitofp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/sitofp_and_uitofp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/stack_args.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/stack_args.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/store.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/store.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/sub.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/sub.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/test_TypeInfoforMF.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/test_TypeInfoforMF.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/truncStore_and_aExtLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/truncStore_and_aExtLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/zextLoad_and_sextLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/zextLoad_and_sextLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/zext_and_sext.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/zext_and_sext.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/compactbranches/compact-branch-implicit-def.mir (diff)llvm.src/test/CodeGen/Mips/compactbranches/compact-branch-implicit-def.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/compactbranches/empty-block.mir (diff)llvm.src/test/CodeGen/Mips/compactbranches/empty-block.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-call.mir (diff)llvm.src/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-call.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-tailcall.mir (diff)llvm.src/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-tailcall.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dext-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dext-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dext-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dext-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextm-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextm-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextm-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextm-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextm-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextm-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextu-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextu-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextu-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextu-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextu-size-valid.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextu-size-valid.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextu-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextu-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dins-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dins-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dins-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dins-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dins-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dins-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dinsm-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dinsm-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dinsm-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dinsm-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dinsm-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dinsm-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dinsu-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dinsu-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dinsu-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dinsu-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dinsu-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dinsu-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/ext-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/ext-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/ext-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/ext-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/ext-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/ext-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/ins-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/ins-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/ins-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/ins-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/ins-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/ins-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-fp-micromips.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-fp-micromips.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-fp-micromipsr6.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-fp-micromipsr6.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-fp-mips.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-fp-mips.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-fp-mipsr6.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-fp-mipsr6.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-int-microMIPS.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-int-microMIPS.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-int-micromipsr6.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-int-micromipsr6.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-int-mips64.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-int-mips64.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-int-mips64r6.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-int-mips64r6.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-int-mipsr6.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-int-mipsr6.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-int.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-int.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-msa.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-msa.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/micromips-eva.mir (diff)llvm.src/test/CodeGen/Mips/micromips-eva.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/micromips-short-delay-slot.mir (diff)llvm.src/test/CodeGen/Mips/micromips-short-delay-slot.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/micromips-sizereduction/micromips-lwp-swp.mir (diff)llvm.src/test/CodeGen/Mips/micromips-sizereduction/micromips-lwp-swp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/micromips-sizereduction/micromips-no-lwp-swp.mir (diff)llvm.src/test/CodeGen/Mips/micromips-sizereduction/micromips-no-lwp-swp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/mirparser/target-flags-pic-mxgot-tls.mir (diff)llvm.src/test/CodeGen/Mips/mirparser/target-flags-pic-mxgot-tls.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/mirparser/target-flags-pic-o32.mir (diff)llvm.src/test/CodeGen/Mips/mirparser/target-flags-pic-o32.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/mirparser/target-flags-pic.mir (diff)llvm.src/test/CodeGen/Mips/mirparser/target-flags-pic.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/mirparser/target-flags-static-tls.mir (diff)llvm.src/test/CodeGen/Mips/mirparser/target-flags-static-tls.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/msa/emergency-spill.mir (diff)llvm.src/test/CodeGen/Mips/msa/emergency-spill.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/sll-micromips-r6-encoding.mir (diff)llvm.src/test/CodeGen/Mips/sll-micromips-r6-encoding.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/unaligned-memops-mapping.mir (diff)llvm.src/test/CodeGen/Mips/unaligned-memops-mapping.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/NoCRFieldRedefWhenSpillingCRBIT.mir (diff)llvm.src/test/CodeGen/PowerPC/NoCRFieldRedefWhenSpillingCRBIT.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/aantidep-def-ec.mir (diff)llvm.src/test/CodeGen/PowerPC/aantidep-def-ec.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/addisdtprelha-nonr3.mir (diff)llvm.src/test/CodeGen/PowerPC/addisdtprelha-nonr3.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/block-placement-1.mir (diff)llvm.src/test/CodeGen/PowerPC/block-placement-1.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/block-placement.mir (diff)llvm.src/test/CodeGen/PowerPC/block-placement.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/collapse-rotates.mir (diff)llvm.src/test/CodeGen/PowerPC/collapse-rotates.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/convert-rr-to-ri-instrs-R0-special-handling.mir (diff)llvm.src/test/CodeGen/PowerPC/convert-rr-to-ri-instrs-R0-special-handling.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/convert-rr-to-ri-instrs-out-of-range.mir (diff)llvm.src/test/CodeGen/PowerPC/convert-rr-to-ri-instrs-out-of-range.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/convert-rr-to-ri-instrs.mir (diff)llvm.src/test/CodeGen/PowerPC/convert-rr-to-ri-instrs.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/convert-rr-to-ri-p9-vector.mir (diff)llvm.src/test/CodeGen/PowerPC/convert-rr-to-ri-p9-vector.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-1.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-1.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-10.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-10.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-2.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-2.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-3.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-3.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-4.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-4.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-5.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-5.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-6.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-6.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-7.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-7.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-8.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-8.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-9.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-9.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/no-rlwimi-trivial-commute.mir (diff)llvm.src/test/CodeGen/PowerPC/no-rlwimi-trivial-commute.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/opt-sub-inst-cr0-live.mir (diff)llvm.src/test/CodeGen/PowerPC/opt-sub-inst-cr0-live.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/remove-copy-crunsetcrbit.mir (diff)llvm.src/test/CodeGen/PowerPC/remove-copy-crunsetcrbit.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/remove-implicit-use.mir (diff)llvm.src/test/CodeGen/PowerPC/remove-implicit-use.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/remove-redundant-load-imm.mir (diff)llvm.src/test/CodeGen/PowerPC/remove-redundant-load-imm.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/remove-self-copies.mir (diff)llvm.src/test/CodeGen/PowerPC/remove-self-copies.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/rlwinm_rldicl_to_andi.mir (diff)llvm.src/test/CodeGen/PowerPC/rlwinm_rldicl_to_andi.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/schedule-addi-load.mir (diff)llvm.src/test/CodeGen/PowerPC/schedule-addi-load.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/setcr_bc.mir (diff)llvm.src/test/CodeGen/PowerPC/setcr_bc.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/setcr_bc2.mir (diff)llvm.src/test/CodeGen/PowerPC/setcr_bc2.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/setcr_bc3.mir (diff)llvm.src/test/CodeGen/PowerPC/setcr_bc3.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/shrink-wrap.mir (diff)llvm.src/test/CodeGen/PowerPC/shrink-wrap.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/tls_get_addr_fence1.mir (diff)llvm.src/test/CodeGen/PowerPC/tls_get_addr_fence1.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/tls_get_addr_fence2.mir (diff)llvm.src/test/CodeGen/PowerPC/tls_get_addr_fence2.mir
The file was modified/llvm/trunk/test/CodeGen/RISCV/select-optimize-multiple.mir (diff)llvm.src/test/CodeGen/RISCV/select-optimize-multiple.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/RAbasic-invalid-LR-update.mir (diff)llvm.src/test/CodeGen/SystemZ/RAbasic-invalid-LR-update.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/clear-liverange-spillreg.mir (diff)llvm.src/test/CodeGen/SystemZ/clear-liverange-spillreg.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/cond-move-04.mir (diff)llvm.src/test/CodeGen/SystemZ/cond-move-04.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/cond-move-05.mir (diff)llvm.src/test/CodeGen/SystemZ/cond-move-05.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/cond-move-08.mir (diff)llvm.src/test/CodeGen/SystemZ/cond-move-08.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/cond-move-regalloc-hints.mir (diff)llvm.src/test/CodeGen/SystemZ/cond-move-regalloc-hints.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/debuginstr-00.mir (diff)llvm.src/test/CodeGen/SystemZ/debuginstr-00.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/debuginstr-01.mir (diff)llvm.src/test/CodeGen/SystemZ/debuginstr-01.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/debuginstr-02.mir (diff)llvm.src/test/CodeGen/SystemZ/debuginstr-02.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/debuginstr-cgp.mir (diff)llvm.src/test/CodeGen/SystemZ/debuginstr-cgp.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/fp-conv-17.mir (diff)llvm.src/test/CodeGen/SystemZ/fp-conv-17.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/load-and-test-RA-hints.mir (diff)llvm.src/test/CodeGen/SystemZ/load-and-test-RA-hints.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/misched-readadvances.mir (diff)llvm.src/test/CodeGen/SystemZ/misched-readadvances.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/postra-sched-expandedops.mir (diff)llvm.src/test/CodeGen/SystemZ/postra-sched-expandedops.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/regalloc-GR128-02.mir (diff)llvm.src/test/CodeGen/SystemZ/regalloc-GR128-02.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/regalloc-fast-invalid-kill-flag.mir (diff)llvm.src/test/CodeGen/SystemZ/regalloc-fast-invalid-kill-flag.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/regcoal-undef-lane-4-rm-cp-commuting-def.mir (diff)llvm.src/test/CodeGen/SystemZ/regcoal-undef-lane-4-rm-cp-commuting-def.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/subregliveness-06.mir (diff)llvm.src/test/CodeGen/SystemZ/subregliveness-06.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/subregliveness-07.mir (diff)llvm.src/test/CodeGen/SystemZ/subregliveness-07.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb/PR36658.mir (diff)llvm.src/test/CodeGen/Thumb/PR36658.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb/tbb-reuse.mir (diff)llvm.src/test/CodeGen/Thumb/tbb-reuse.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/cond-mov.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/cond-mov.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/end-positive-offset.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/end-positive-offset.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/massive.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/massive.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/multiblock-massive.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/multiblock-massive.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-call.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-call.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-read.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-read.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-spill.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-spill.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-write.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-write.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-non-header.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-non-header.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-non-loop.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-non-loop.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-while.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-while.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/size-limit.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/size-limit.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/switch.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/switch.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/while-negative-offset.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/while-negative-offset.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/while.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/while.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/m4-sched-ldr.mir (diff)llvm.src/test/CodeGen/Thumb2/m4-sched-ldr.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block2.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block2.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block3.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block3.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block4.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block4.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block5.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block5.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block6.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block6.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block7.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block7.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block8.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block8.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-nots.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-nots.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/tbb-removeadd.mir (diff)llvm.src/test/CodeGen/Thumb2/tbb-removeadd.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/avoid-matchtable-crash.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/avoid-matchtable-crash.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-add-v128.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-add-v128.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-add-v256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-add-v256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-add-v512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-add-v512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-add.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-add.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-and-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-and-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-ashr-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-ashr-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-brcond.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-brcond.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-cmp.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-cmp.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-ext-x86-64.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-ext-x86-64.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-ext.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-ext.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-fadd-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-fadd-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-fdiv-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-fdiv-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-fmul-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-fmul-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-fpext-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-fpext-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-fptrunc-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-fptrunc-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-fsub-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-fsub-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-insert-vec256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-insert-vec256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-insert-vec512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-insert-vec512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-lshr-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-lshr-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-memop-scalar-32.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-memop-scalar-32.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-memop-scalar-64.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-memop-scalar-64.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-mul-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-mul-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-mul-v128.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-mul-v128.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-mul-v256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-mul-v256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-mul-v512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-mul-v512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-or-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-or-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-phi.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-phi.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-shl-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-shl-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-sub-v128.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-sub-v128.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-sub-v256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-sub-v256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-sub-v512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-sub-v512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-sub.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-sub.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-xor-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-xor-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/regbankselect-AVX2.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/regbankselect-AVX2.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/regbankselect-AVX512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/regbankselect-AVX512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/regbankselect-X32.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/regbankselect-X32.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/regbankselect-X86_64.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/regbankselect-X86_64.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-GV-32.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-GV-32.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-GV-64.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-GV-64.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-add-v128.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-add-v128.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-add-v256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-add-v256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-add-v512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-add-v512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-add-x32.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-add-x32.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-add.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-add.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-and-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-and-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-ashr-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-ashr-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-blsi.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-blsi.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-blsr.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-blsr.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-br.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-br.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-brcond.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-brcond.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-cmp.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-cmp.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-constant.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-constant.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-copy.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-copy.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-ext-x86-64.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-ext-x86-64.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-ext.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-ext.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-extract-vec256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-extract-vec256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-extract-vec512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-extract-vec512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fadd-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fadd-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fconstant.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fconstant.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fdiv-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fdiv-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fmul-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fmul-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fpext-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fpext-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fptrunc-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fptrunc-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fsub-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fsub-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-gep.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-gep.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-insert-vec256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-insert-vec256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-insert-vec512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-insert-vec512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-lshr-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-lshr-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-memop-scalar-unordered.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-memop-scalar-unordered.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-memop-scalar-x32.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-memop-scalar-x32.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-memop-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-memop-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-memop-v128.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-memop-v128.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-memop-v256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-memop-v256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-memop-v512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-memop-v512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-merge-vec256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-merge-vec256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-merge-vec512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-merge-vec512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-mul-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-mul-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-mul-vec.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-mul-vec.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-or-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-or-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-phi.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-phi.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-shl-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-shl-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-sub-v128.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-sub-v128.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-sub-v256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-sub-v256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-sub-v512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-sub-v512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-sub.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-sub.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-trunc.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-trunc.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-undef.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-undef.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-unmerge-vec256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-unmerge-vec256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-unmerge-vec512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-unmerge-vec512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-xor-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-xor-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-GV.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-GV.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-inttoptr.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-inttoptr.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-ptrtoint.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-sdiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-sdiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-srem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-srem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-udiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-udiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-urem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-urem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-inttoptr.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-inttoptr.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-ptrtoint.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-sdiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-sdiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-srem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-srem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-trap.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-trap.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-udiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-udiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-urem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-urem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-GV.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-GV.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-fcmp.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-fcmp.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-fptosi.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-fptosi.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-inttoptr.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-inttoptr.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-ptrtoint.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-sdiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-sdiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-sitofp.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-sitofp.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-srem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-srem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-udiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-udiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-urem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-urem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-zext.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-zext.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-fcmp.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-fcmp.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-fptosi.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-fptosi.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-inttoptr.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-inttoptr.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-ptrtoint.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-sdiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-sdiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-sitofp.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-sitofp.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-srem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-srem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-udiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-udiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-urem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-urem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-zext.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-zext.mir
The file was modified/llvm/trunk/test/CodeGen/X86/PR37310.mir (diff)llvm.src/test/CodeGen/X86/PR37310.mir
The file was modified/llvm/trunk/test/CodeGen/X86/adx-commute.mir (diff)llvm.src/test/CodeGen/X86/adx-commute.mir
The file was modified/llvm/trunk/test/CodeGen/X86/avoid-sfb-g-no-change.mir (diff)llvm.src/test/CodeGen/X86/avoid-sfb-g-no-change.mir
The file was modified/llvm/trunk/test/CodeGen/X86/avoid-sfb-g-no-change2.mir (diff)llvm.src/test/CodeGen/X86/avoid-sfb-g-no-change2.mir
The file was modified/llvm/trunk/test/CodeGen/X86/avoid-sfb-g-no-change3.mir (diff)llvm.src/test/CodeGen/X86/avoid-sfb-g-no-change3.mir
The file was modified/llvm/trunk/test/CodeGen/X86/avoid-sfb-kill-flags.mir (diff)llvm.src/test/CodeGen/X86/avoid-sfb-kill-flags.mir
The file was modified/llvm/trunk/test/CodeGen/X86/avoid-sfb-offset.mir (diff)llvm.src/test/CodeGen/X86/avoid-sfb-offset.mir
The file was modified/llvm/trunk/test/CodeGen/X86/avx512f-256-set0.mir (diff)llvm.src/test/CodeGen/X86/avx512f-256-set0.mir
The file was modified/llvm/trunk/test/CodeGen/X86/bad-tls-fold.mir (diff)llvm.src/test/CodeGen/X86/bad-tls-fold.mir
The file was modified/llvm/trunk/test/CodeGen/X86/block-placement.mir (diff)llvm.src/test/CodeGen/X86/block-placement.mir
The file was modified/llvm/trunk/test/CodeGen/X86/conditional-tailcall-samedest.mir (diff)llvm.src/test/CodeGen/X86/conditional-tailcall-samedest.mir
The file was modified/llvm/trunk/test/CodeGen/X86/dbg-changes-codegen-branch-folding2.mir (diff)llvm.src/test/CodeGen/X86/dbg-changes-codegen-branch-folding2.mir
The file was modified/llvm/trunk/test/CodeGen/X86/domain-reassignment.mir (diff)llvm.src/test/CodeGen/X86/domain-reassignment.mir
The file was modified/llvm/trunk/test/CodeGen/X86/fixup-bw-inst.mir (diff)llvm.src/test/CodeGen/X86/fixup-bw-inst.mir
The file was modified/llvm/trunk/test/CodeGen/X86/implicit-null-checks.mir (diff)llvm.src/test/CodeGen/X86/implicit-null-checks.mir
The file was modified/llvm/trunk/test/CodeGen/X86/implicit-null-chk-reg-rewrite.mir (diff)llvm.src/test/CodeGen/X86/implicit-null-chk-reg-rewrite.mir
The file was modified/llvm/trunk/test/CodeGen/X86/late-remat-update.mir (diff)llvm.src/test/CodeGen/X86/late-remat-update.mir
The file was modified/llvm/trunk/test/CodeGen/X86/lea-opt-with-debug.mir (diff)llvm.src/test/CodeGen/X86/lea-opt-with-debug.mir
The file was modified/llvm/trunk/test/CodeGen/X86/leaFixup32.mir (diff)llvm.src/test/CodeGen/X86/leaFixup32.mir
The file was modified/llvm/trunk/test/CodeGen/X86/leaFixup64.mir (diff)llvm.src/test/CodeGen/X86/leaFixup64.mir
The file was modified/llvm/trunk/test/CodeGen/X86/limit-split-cost.mir (diff)llvm.src/test/CodeGen/X86/limit-split-cost.mir
The file was modified/llvm/trunk/test/CodeGen/X86/movtopush.mir (diff)llvm.src/test/CodeGen/X86/movtopush.mir
The file was modified/llvm/trunk/test/CodeGen/X86/non-value-mem-operand.mir (diff)llvm.src/test/CodeGen/X86/non-value-mem-operand.mir
The file was modified/llvm/trunk/test/CodeGen/X86/opt_phis2.mir (diff)llvm.src/test/CodeGen/X86/opt_phis2.mir
The file was modified/llvm/trunk/test/CodeGen/X86/peephole-fold-testrr.mir (diff)llvm.src/test/CodeGen/X86/peephole-fold-testrr.mir
The file was modified/llvm/trunk/test/CodeGen/X86/postra-ignore-dbg-instrs.mir (diff)llvm.src/test/CodeGen/X86/postra-ignore-dbg-instrs.mir
The file was modified/llvm/trunk/test/CodeGen/X86/pr30821.mir (diff)llvm.src/test/CodeGen/X86/pr30821.mir
The file was modified/llvm/trunk/test/CodeGen/X86/pr38952.mir (diff)llvm.src/test/CodeGen/X86/pr38952.mir
The file was modified/llvm/trunk/test/CodeGen/X86/pre-coalesce.mir (diff)llvm.src/test/CodeGen/X86/pre-coalesce.mir
The file was modified/llvm/trunk/test/CodeGen/X86/regalloc-copy-hints.mir (diff)llvm.src/test/CodeGen/X86/regalloc-copy-hints.mir
The file was modified/llvm/trunk/test/CodeGen/X86/shrink_wrap_dbg_value.mir (diff)llvm.src/test/CodeGen/X86/shrink_wrap_dbg_value.mir
The file was modified/llvm/trunk/test/CodeGen/X86/sjlj-shadow-stack-liveness.mir (diff)llvm.src/test/CodeGen/X86/sjlj-shadow-stack-liveness.mir
The file was modified/llvm/trunk/test/CodeGen/X86/stack-folding-adx.mir (diff)llvm.src/test/CodeGen/X86/stack-folding-adx.mir
The file was modified/llvm/trunk/test/CodeGen/X86/stack-folding-bmi2.mir (diff)llvm.src/test/CodeGen/X86/stack-folding-bmi2.mir
The file was modified/llvm/trunk/test/CodeGen/X86/win_coreclr_chkstk_liveins.mir (diff)llvm.src/test/CodeGen/X86/win_coreclr_chkstk_liveins.mir
The file was modified/llvm/trunk/test/DebugInfo/AArch64/asan-stack-vars.mir (diff)llvm.src/test/DebugInfo/AArch64/asan-stack-vars.mir
The file was modified/llvm/trunk/test/DebugInfo/AArch64/compiler-gen-bbs-livedebugvalues.mir (diff)llvm.src/test/DebugInfo/AArch64/compiler-gen-bbs-livedebugvalues.mir
The file was modified/llvm/trunk/test/DebugInfo/ARM/cfi-eof-prologue.mir (diff)llvm.src/test/DebugInfo/ARM/cfi-eof-prologue.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/AArch64/clobber-sp.mir (diff)llvm.src/test/DebugInfo/MIR/AArch64/clobber-sp.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/AArch64/implicit-def-dead-scope.mir (diff)llvm.src/test/DebugInfo/MIR/AArch64/implicit-def-dead-scope.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/ARM/live-debug-values-reg-copy.mir (diff)llvm.src/test/DebugInfo/MIR/ARM/live-debug-values-reg-copy.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/ARM/split-superreg-complex.mir (diff)llvm.src/test/DebugInfo/MIR/ARM/split-superreg-complex.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/ARM/split-superreg-piece.mir (diff)llvm.src/test/DebugInfo/MIR/ARM/split-superreg-piece.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/ARM/split-superreg.mir (diff)llvm.src/test/DebugInfo/MIR/ARM/split-superreg.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/Mips/last-inst-bundled.mir (diff)llvm.src/test/DebugInfo/MIR/Mips/last-inst-bundled.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/Mips/live-debug-values-reg-copy.mir (diff)llvm.src/test/DebugInfo/MIR/Mips/live-debug-values-reg-copy.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir (diff)llvm.src/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/avoid-single-entry-value-location.mir (diff)llvm.src/test/DebugInfo/MIR/X86/avoid-single-entry-value-location.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/bit-piece-dh.mir (diff)llvm.src/test/DebugInfo/MIR/X86/bit-piece-dh.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/dbg-stack-value-range.mir (diff)llvm.src/test/DebugInfo/MIR/X86/dbg-stack-value-range.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir (diff)llvm.src/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/debug-loc-0.mir (diff)llvm.src/test/DebugInfo/MIR/X86/debug-loc-0.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/empty-inline.mir (diff)llvm.src/test/DebugInfo/MIR/X86/empty-inline.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/kill-after-spill.mir (diff)llvm.src/test/DebugInfo/MIR/X86/kill-after-spill.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-values-3preds.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-values-3preds.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-values-reg-copy.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-values-reg-copy.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-values-restore-collide.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-values-restore-collide.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-values-restore.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-values-restore.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-values-spill.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-values-spill.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-values.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-values.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-vars-unused-arg-debugonly.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-vars-unused-arg-debugonly.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-vars-unused-arg.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-vars-unused-arg.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/livedebugvalues-limit.mir (diff)llvm.src/test/DebugInfo/MIR/X86/livedebugvalues-limit.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/livedebugvars-crossbb-interval.mir (diff)llvm.src/test/DebugInfo/MIR/X86/livedebugvars-crossbb-interval.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/mlicm-hoist.mir (diff)llvm.src/test/DebugInfo/MIR/X86/mlicm-hoist.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/multiple-param-dbg-value-entry.mir (diff)llvm.src/test/DebugInfo/MIR/X86/multiple-param-dbg-value-entry.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/no-cfi-loc.mir (diff)llvm.src/test/DebugInfo/MIR/X86/no-cfi-loc.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/prolog-epilog-indirection.mir (diff)llvm.src/test/DebugInfo/MIR/X86/prolog-epilog-indirection.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/regcoalescer.mir (diff)llvm.src/test/DebugInfo/MIR/X86/regcoalescer.mir
The file was modified/llvm/trunk/test/DebugInfo/X86/debug-loc-asan.mir (diff)llvm.src/test/DebugInfo/X86/debug-loc-asan.mir
The file was modified/llvm/trunk/test/DebugInfo/X86/debug-loc-offset.mir (diff)llvm.src/test/DebugInfo/X86/debug-loc-offset.mir
The file was modified/llvm/trunk/test/DebugInfo/X86/dw_op_minus.mir (diff)llvm.src/test/DebugInfo/X86/dw_op_minus.mir
The file was modified/llvm/trunk/test/DebugInfo/X86/live-debug-values-constprop.mir (diff)llvm.src/test/DebugInfo/X86/live-debug-values-constprop.mir
The file was modified/llvm/trunk/test/DebugInfo/X86/live-debug-vars-dse.mir (diff)llvm.src/test/DebugInfo/X86/live-debug-vars-dse.mir
The file was modified/llvm/trunk/test/DebugInfo/X86/pr19307.mir (diff)llvm.src/test/DebugInfo/X86/pr19307.mir
Revision 371607 by atanasyan:
[mips][msa] Fix infinite loop for mips.nori.b intrinsic

When value of immediate in `mips.nori.b` is 255 (which has all ones in
binary form as 8bit integer) DAGCombiner and Legalizer would fall in an
infinite loop. DAGCombiner would try to simplify `or %value, -1` by
turning `%value` into UNDEF. Legalizer will turn it back into `Constant<0>`
which would then be again turned into UNDEF by DAGCombiner. To avoid this
loop we make UNDEF legal for MSA int types on Mips.

Patch by Mirko Brkusanin.

Differential Revision: https://reviews.llvm.org/D67280
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Target/Mips/MipsSEISelLowering.cpp (diff)llvm.src/lib/Target/Mips/MipsSEISelLowering.cpp
The file was modified/llvm/trunk/test/CodeGen/Mips/cconv/vector.ll (diff)llvm.src/test/CodeGen/Mips/cconv/vector.ll
The file was modified/llvm/trunk/test/CodeGen/Mips/msa/2r_vector_scalar.ll (diff)llvm.src/test/CodeGen/Mips/msa/2r_vector_scalar.ll
The file was added/llvm/trunk/test/CodeGen/Mips/msa/nori.b.llllvm.src/test/CodeGen/Mips/msa/nori.b.ll
Revision 371606 by rksimon:
Fix -Wdocumentation warning - void function doesn't need a @returns. NFCI.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/tools/llvm-reduce/deltas/ReduceMetadata.cpp (diff)llvm.src/tools/llvm-reduce/deltas/ReduceMetadata.cpp