SuccessChanges

Summary

  1. [clang-scan-deps] Add verbose mode When running in the default mode we don't print anything other than actual output to stdout to make automated processing easier. Differential Revision: https://reviews.llvm.org/D67522
  2. gn build: Merge r372168
  3. AArch64CallLowering::lowerCall(): fix build by not passing InArgs into lowerTailCall()
  4. [NFC][InstCombine] dropRedundantMaskingOfLeftShiftInput(): some NFC diff shaving
  5. [NFC][InstCombine] More tests for "Dropping pointless masking before left shift" (PR42563) While we already fold that pattern if the sum of shift amounts is not smaller than bitwidth, there's painfully obvious generalization: https://rise4fun.com/Alive/F5R I.e. the "sub of shift amounts" tells us how many bits will be left in the output. If it's less than bitwidth, we simply need to apply a mask, which is constant.
Revision 372174 by Jan Korous:
[clang-scan-deps] Add verbose mode

When running in the default mode we don't print anything other than actual output to stdout to make automated processing easier.

Differential Revision: https://reviews.llvm.org/D67522
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/tools/clang-scan-deps/ClangScanDeps.cpp (diff)clang.src/tools/clang-scan-deps/ClangScanDeps.cpp
Revision 372173 by gnsyncbot:
gn build: Merge r372168
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/utils/gn/secondary/llvm/lib/Analysis/BUILD.gn (diff)llvm.src/utils/gn/secondary/llvm/lib/Analysis/BUILD.gn
Revision 372172 by lebedevri:
AArch64CallLowering::lowerCall(): fix build by not passing InArgs into lowerTailCall()
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Target/AArch64/AArch64CallLowering.cpp (diff)llvm.src/lib/Target/AArch64/AArch64CallLowering.cpp
Revision 372171 by lebedevri:
[NFC][InstCombine] dropRedundantMaskingOfLeftShiftInput(): some NFC diff shaving
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Transforms/InstCombine/InstCombineShifts.cpp (diff)llvm.src/lib/Transforms/InstCombine/InstCombineShifts.cpp
Revision 372170 by lebedevri:
[NFC][InstCombine] More tests for "Dropping pointless masking before left shift" (PR42563)

While we already fold that pattern if the sum of shift amounts is not
smaller than bitwidth, there's painfully obvious generalization:
  https://rise4fun.com/Alive/F5R
I.e. the "sub of shift amounts" tells us how many bits will be left
in the output. If it's less than bitwidth, we simply need to
apply a mask, which is constant.
Change TypePath in RepositoryPath in Workspace
The file was added/llvm/trunk/test/Transforms/InstCombine/partally-redundant-left-shift-input-masking-variant-a.llllvm.src/test/Transforms/InstCombine/partally-redundant-left-shift-input-masking-variant-a.ll
The file was added/llvm/trunk/test/Transforms/InstCombine/partally-redundant-left-shift-input-masking-variant-b.llllvm.src/test/Transforms/InstCombine/partally-redundant-left-shift-input-masking-variant-b.ll
The file was modified/llvm/trunk/test/Transforms/InstCombine/redundant-left-shift-input-masking-variant-a.ll (diff)llvm.src/test/Transforms/InstCombine/redundant-left-shift-input-masking-variant-a.ll
The file was modified/llvm/trunk/test/Transforms/InstCombine/redundant-left-shift-input-masking-variant-b.ll (diff)llvm.src/test/Transforms/InstCombine/redundant-left-shift-input-masking-variant-b.ll