Commit
dc3957ec215dd17b8d293461f18696566637a6cd
by sbergmanInclude leading attributes in DeclStmt's SourceRange Differential Revision: https://reviews.llvm.org/D68581 llvm-svn: 375104
|
 | clang/lib/Parse/ParseStmt.cpp |
 | clang/test/AST/sourceranges.cpp |
Commit
9dce25a9fa953cec1b89009226cdc463166a7ad4
by maskray[llvm-objcopy] --add-symbol: fix crash if SHT_SYMTAB does not exist Exposed by D69041. If SHT_SYMTAB does not exist, ELFObjcopy.cpp:handleArgs will crash due to a null pointer dereference. for (const NewSymbolInfo &SI : Config.ELF->SymbolsToAdd) { ... Obj.SymbolTable->addSymbol( Fix this by creating .symtab and .strtab on demand in ELFBuilder<ELFT>::readSections, if --add-symbol is specified. Reviewed By: grimar Differential Revision: https://reviews.llvm.org/D69093 llvm-svn: 375105
|
 | llvm/tools/llvm-objcopy/ELF/ELFObjcopy.cpp |
 | llvm/tools/llvm-objcopy/ELF/Object.h |
 | llvm/test/tools/llvm-objcopy/ELF/add-symbol-no-symtab.test |
 | llvm/tools/llvm-objcopy/ELF/Object.cpp |
Commit
a69cc92cb5083d9d9f33c19587db1cdcab742637
by maskray[llvm-ar] Implement the O modifier: display member offsets inside the archive Since GNU ar 2.31, the 't' operation prints member offsets beside file names if the 'O' modifier is specified. 'O' is ignored for thin archives. Reviewed By: gbreynoo, ruiu Differential Revision: https://reviews.llvm.org/D69087 llvm-svn: 375106
|
 | llvm/tools/llvm-ar/llvm-ar.cpp |
 | llvm/include/llvm/Object/Archive.h |
 | llvm/docs/CommandGuide/llvm-ar.rst |
 | llvm/test/Object/archive-thin-create.test |
 | llvm/test/Object/archive-toc.test |
Commit
5095a67a1a0c1ab170670d7eafa7c4448ffc3a21
by maskray[docs][llvm-ar] Fix option:: O after r375106 docs-llvm-html fails => unknown option: O There are lots of formatting issues in the file but they will be fixed by D68998. llvm-svn: 375107
|
 | llvm/docs/CommandGuide/llvm-ar.rst |
Commit
8e6a638c74dcc1587822df3b4a54214e2457410b
by sam.parker[ARM][MVE] Enable truncating masked stores Allow us to generate truncating masked store which take v4i32 and v8i16 vectors and can store to v4i8, v4i16 and v8i8 and memory. Removed support for unaligned masked stores. Differential Revision: https://reviews.llvm.org/D68461 llvm-svn: 375108
|
 | llvm/lib/Target/ARM/ARMTargetTransformInfo.h |
 | llvm/test/CodeGen/Thumb2/mve-masked-store.ll |
 | llvm/lib/Target/ARM/ARMInstrMVE.td |
 | llvm/test/CodeGen/Thumb2/mve-masked-ldst.ll |
Commit
39720575117e5dff3c72b6bde3c44ea0f0940139
by daniil.fukalov[AMDGPU] Improve code size cost model Summary: Added estimation for zero size insertelement, extractelement and llvm.fabs operators. Updated inline/unroll parameters default values. Reviewers: rampitec, arsenm Reviewed By: arsenm Subscribers: kzhuravl, jvesely, wdng, nhaehnle, yaxunl, dstuttard, tpr, t-tye, hiraditya, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D68881 llvm-svn: 375109
|
 | llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.cpp |
 | llvm/test/Analysis/CostModel/AMDGPU/extractelement.ll |
 | llvm/test/Analysis/CostModel/AMDGPU/fabs.ll |
 | llvm/test/Analysis/CostModel/AMDGPU/insertelement.ll |
 | llvm/lib/Target/AMDGPU/AMDGPUTargetTransformInfo.h |
 | llvm/lib/Target/AMDGPU/AMDGPUInline.cpp |
Commit
78c78cb5a12d31b016a91a8276a47664abee73df
by zoran.jovanovic[mips] [builtins] Remove clear_mips_cache Differential Revision: https://reviews.llvm.org/D69021 llvm-svn: 375110
|
 | compiler-rt/lib/builtins/clear_cache.c |
Commit
5e962e8d7dc709f5fe485c70e7fd0f89b63ac8d2
by sven.vanhaastregt[OpenCL] Add doc to describe OpenCL support The idea of this page is to document work in progress functionality and also describe the plan of future development work. Patch by Anastasia Stulova. Differential Revision: https://reviews.llvm.org/D69072 llvm-svn: 375111
|
 | clang/docs/OpenCLSupport.rst |
 | clang/docs/index.rst |
Commit
ffe2ec51702e1bcde4b92cad46719e61813c1635
by xiangxdh[AIX] TOC pseudo expansion for 64bit large + 64bit small + 32bit large models This patch provides support for peudo ops including ADDIStocHA8, ADDIStocHA, LWZtocL, LDtoc, LDtocL for AIX, lowering them from MIR to assembly. Differential Revision: https://reviews.llvm.org/D68341 llvm-svn: 375113
|
 | llvm/lib/Target/PowerPC/PPCAsmPrinter.cpp |
 | llvm/test/CodeGen/PowerPC/lower-globaladdr32-aix-asm.ll |
 | llvm/test/CodeGen/PowerPC/lower-globaladdr64-aix-asm.ll |
 | llvm/include/llvm/MC/MCExpr.h |
 | llvm/lib/Target/PowerPC/MCTargetDesc/PPCInstPrinter.cpp |
 | llvm/lib/MC/MCExpr.cpp |
 | llvm/lib/Target/PowerPC/PPCInstrInfo.cpp |