FailedChanges

Summary

  1. [MS] Consder constexpr globals to be inline, as in C++17 Summary: Microsoft seems to do this regardless of the language mode, so we must also do it in order to be ABI compatible. Fixes PR36125 Reviewers: thakis Subscribers: cfe-commits Differential Revision: https://reviews.llvm.org/D47956
  2. LiveIntervals: Split live intervals on multiple dead defs If there are multiple dead defs of the same virtual register, these are required to be split into multiple virtual registers with separate live intervals to avoid a verifier error.
  3. Consolidate swap, swap_ranges, and iter_swap in <type_traits>. NFC. Thanks to @Quuxplusone (Arthur O'Dwyer) for this change.
  4. [libc++] Add a CMake cache for Apple-specific configuration options
  5. [Clang][Bundler] Replace std::vector by SmallVector [NFC] Differential Revision: https://reviews.llvm.org/D67413
  6. gn build: Merge r371635
  7. Reland "clang-misexpect: Profile Guided Validation of Performance Annotations in LLVM" This patch contains the basic functionality for reporting potentially incorrect usage of __builtin_expect() by comparing the developer's annotation against a collected PGO profile. A more detailed proposal and discussion appears on the CFE-dev mailing list (http://lists.llvm.org/pipermail/cfe-dev/2019-July/062971.html) and a prototype of the initial frontend changes appear here in D65300 We revised the work in D65300 by moving the misexpect check into the LLVM backend, and adding support for IR and sampling based profiles, in addition to frontend instrumentation. We add new misexpect metadata tags to those instructions directly influenced by the llvm.expect intrinsic (branch, switch, and select) when lowering the intrinsics. The misexpect metadata contains information about the expected target of the intrinsic so that we can check against the correct PGO counter when emitting diagnostics, and the compiler's values for the LikelyBranchWeight and UnlikelyBranchWeight. We use these branch weight values to determine when to emit the diagnostic to the user. A future patch should address the comment at the top of LowerExpectIntrisic.cpp to hoist the LikelyBranchWeight and UnlikelyBranchWeight values into a shared space that can be accessed outside of the LowerExpectIntrinsic pass. Once that is done, the misexpect metadata can be updated to be smaller. In the long term, it is possible to reconstruct portions of the misexpect metadata from the existing profile data. However, we have avoided this to keep the code simple, and because some kind of metadata tag will be required to identify which branch/switch/select instructions are influenced by the use of llvm.expect Patch By: paulkirth Differential Revision: https://reviews.llvm.org/D66324
  8. Revert [InstCombine] Use SimplifyFMulInst to simplify multiply in fma. This introduces additional rounding error in some cases. See D67434. This reverts r371518 (git commit 18a1f0818b659cee13865b4fad2648d85984a4ed)
  9. [Clang][Bundler] Fix for a potential memory leak [NFC] Bundler leaks memory if it is called with -type=o but given input isn't an object file (though it has to have a known binary type like IR, archive, etc...). Memory leak is happening when binary object returned by the createBinary(...) call cannot be casted to an ObjectFile type. In this case returned BinaryOrErr object releases ownership of the binary, but no one is taking it (see line 626). Differential Revision: https://reviews.llvm.org/D67416
  10. [OPENMP] Update the diagnosis message for canonical loop form, by Chi Chun Chen. The previous patch (https://reviews.llvm.org/D54441) support the relational-op != very well for openmp canonical loop form, however, it didn't update the diagnosis message. So this patch is simply update the diagnosis message by adding !=, update the test related to it, and update the section number for canonical loop form for OpenMP 5.0 in comment. Differential Revision: https://reviews.llvm.org/D66559
  11. [InstSimplify] Pass SimplifyQuery into simplifyUnsignedRangeCheck() and use it for isKnownNonZero() This was actually the original intention in D67332, but i messed up and forgot about it. This patch was originally part of D67411, but precommitting this.
  12. [NFC][InstSimplify] Add extra test for D67411 with @llvm.assume
  13. [scudo][standalone] Android related improvements Summary: This changes a few things to improve memory footprint and performances on Android, and fixes a test compilation error: - add `stdlib.h` to `wrappers_c_test.cc` to address https://bugs.llvm.org/show_bug.cgi?id=42810 - change Android size class maps, based on benchmarks, to improve performances and lower the Svelte memory footprint. Also change the 32-bit region size for said configuration - change the `reallocate` logic to reallocate in place for sizes larger than the original chunk size, when they still fit in the same block. This addresses patterns from `memory_replay` dumps like the following: ``` 202: realloc 0xb48fd000 0xb4930650 12352 202: realloc 0xb48fd000 0xb48fd000 12420 202: realloc 0xb48fd000 0xb48fd000 12492 202: realloc 0xb48fd000 0xb48fd000 12564 202: realloc 0xb48fd000 0xb48fd000 12636 202: realloc 0xb48fd000 0xb48fd000 12708 202: realloc 0xb48fd000 0xb48fd000 12780 202: realloc 0xb48fd000 0xb48fd000 12852 202: realloc 0xb48fd000 0xb48fd000 12924 202: realloc 0xb48fd000 0xb48fd000 12996 202: realloc 0xb48fd000 0xb48fd000 13068 202: realloc 0xb48fd000 0xb48fd000 13140 202: realloc 0xb48fd000 0xb48fd000 13212 202: realloc 0xb48fd000 0xb48fd000 13284 202: realloc 0xb48fd000 0xb48fd000 13356 202: realloc 0xb48fd000 0xb48fd000 13428 202: realloc 0xb48fd000 0xb48fd000 13500 202: realloc 0xb48fd000 0xb48fd000 13572 202: realloc 0xb48fd000 0xb48fd000 13644 202: realloc 0xb48fd000 0xb48fd000 13716 202: realloc 0xb48fd000 0xb48fd000 13788 ... ``` In this situation we were deallocating the old chunk, and allocating a new one for every single one of those, but now we can keep the same chunk (we just updated the header), which saves some heap operations. Reviewers: hctim, morehouse, vitalybuka, eugenis, cferris, rengolin Reviewed By: morehouse Subscribers: srhines, delcypher, #sanitizers, llvm-commits Tags: #llvm, #sanitizers Differential Revision: https://reviews.llvm.org/D67293
  14. [OPENMP]Updated status page, NFC.
  15. gn build: Merge r371562
  16. LLVM: Optimization Pass: Remove conflicting attribute, if any, before adding new read attribute to an argument Summary: Update optimization pass to prevent adding read-attribute to an argument without removing its conflicting attribute. A read attribute, based on the result of the attribute deduction process, might be added to an argument. The attribute might be in conflict with other read/write attribute currently associated with the argument. To ensure the compatibility of attributes, conflicting attribute, if any, must be removed before a new one is added. The following snippet shows the current behavior of the compiler, where the compilation process is aborted due to incompatible attributes. $ cat x.ll ; ModuleID = 'x.bc' %_type_of_d-ccc = type <{ i8*, i8, i8, i8, i8 }> @d-ccc = internal global %_type_of_d-ccc <{ i8* null, i8 1, i8 13, i8 0, i8 -127 }>, align 8 define void @foo(i32* writeonly %.aaa) { foo_entry: %_param_.aaa = alloca i32*, align 8 store i32* %.aaa, i32** %_param_.aaa, align 8 store i8 0, i8* getelementptr inbounds (%_type_of_d-ccc, %_type_of_d-ccc* @d-ccc, i32 0, i32 3) ret void } $ opt -O3 x.ll Attributes 'readnone and writeonly' are incompatible! void (i32*)* @foo in function foo LLVM ERROR: Broken function found, compilation aborted! The purpose of this changeset is to fix the above error. This fix is based on a suggestion from Johannes @jdoerfert (many thanks!!!) Authored By: anhtuyen Reviewer: nicholas, rnk, chandlerc, jdoerfert Reviewed By: rnk Subscribers: hiraditya, jdoerfert, llvm-commits, anhtuyen, LLVM Tag: LLVM Differential Revision: https://reviews.llvm.org/D58694
  17. [ConstProp] add tests for fma that produce NaN; NFC
  18. [libFuzzer] Make -merge=1 to reuse coverage information from the control file. Summary: This change allows to perform corpus merging in two steps. This is useful when the user wants to address the following two points simultaneously: 1) Get trustworthy incremental stats for the coverage and corpus size changes when adding new corpus units. 2) Make sure the shorter units will be preferred when two or more units give the same unique signal (equivalent to the `REDUCE` logic). This solution was brainstormed together with @kcc, hopefully it looks good to the other people too. The proposed use case scenario: 1) We have a `fuzz_target` binary and `existing_corpus` directory. 2) We do fuzzing and write new units into the `new_corpus` directory. 3) We want to merge the new corpus into the existing corpus and satisfy the points mentioned above. 4) We create an empty directory `merged_corpus` and run the first merge step: ` ./fuzz_target -merge=1 -merge_control_file=MCF ./merged_corpus ./existing_corpus ` this provides the initial stats for `existing_corpus`, e.g. from the output: ` MERGE-OUTER: 3 new files with 11 new features added; 11 new coverage edges ` 5) We recreate `merged_corpus` directory and run the second merge step: ` ./fuzz_target -merge=1 -merge_control_file=MCF ./merged_corpus ./existing_corpus ./new_corpus ` this provides the final stats for the merged corpus, e.g. from the output: ` MERGE-OUTER: 6 new files with 14 new features added; 14 new coverage edges ` Alternative solutions to this approach are: A) Store precise coverage information for every unit (not only unique signal). B) Execute the same two steps without reusing the control file. Either of these would be suboptimal as it would impose an extra disk or CPU load respectively, which is bad given the quadratic complexity in the worst case. Tested on Linux, Mac, Windows. Reviewers: morehouse, metzman, hctim, kcc Reviewed By: morehouse Subscribers: JDevlieghere, delcypher, mgrang, #sanitizers, llvm-commits, kcc Tags: #llvm, #sanitizers Differential Revision: https://reviews.llvm.org/D66107
  19. [ConstProp] move test file from InstSimplify; NFC These are constant folding tests; there is no code directly in InstSimplify for this.
  20. [InstSimplify] regenerate test CHECKs; NFC
  21. [Alignment][NFC] use llvm::Align for AsmPrinter::EmitAlignment Summary: This is patch is part of a series to introduce an Alignment type. See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html See this patch for the introduction of the type: https://reviews.llvm.org/D64790 Reviewers: courbet Subscribers: dschuff, sdardis, nemanjai, hiraditya, kbarton, jrtc27, MaskRay, atanasyan, jsji, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D67443
  22. [LangRef] add link for fma intrinsic
  23. [LangRef] fix punctuation; NFC
  24. gn build: add include_dir that's necessary after r371564
  25. [InstCombine] fold sign-bit compares of srem (srem X, pow2C) sgt/slt 0 can be reduced using bit hacks by masking off the sign bit and the module (low) bits: https://rise4fun.com/Alive/jSO A '2' divisor allows slightly more folding: https://rise4fun.com/Alive/tDBM Any chance to remove an 'srem' use is probably worthwhile, but this is limited to the one-use improvement case because doing more may expose other missing folds. That means it does nothing for PR21929 yet: https://bugs.llvm.org/show_bug.cgi?id=21929 Differential Revision: https://reviews.llvm.org/D67334
  26. [Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing Summary: This catches malformed mir files which specify alignment as log2 instead of pow2. See https://reviews.llvm.org/D65945 for reference, This is patch is part of a series to introduce an Alignment type. See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html See this patch for the introduction of the type: https://reviews.llvm.org/D64790 Reviewers: courbet Subscribers: MatzeB, qcolombet, dschuff, arsenm, sdardis, nemanjai, jvesely, nhaehnle, hiraditya, kbarton, asb, rbar, johnrusso, simoncook, apazos, sabuasal, niosHD, jrtc27, MaskRay, zzheng, edward-jones, atanasyan, rogfer01, MartinMosbeck, brucehoult, the_o, PkmX, jocewei, jsji, Petar.Avramovic, asbirlea, s.egerton, pzheng, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D67433
  27. [mips][msa] Fix infinite loop for mips.nori.b intrinsic When value of immediate in `mips.nori.b` is 255 (which has all ones in binary form as 8bit integer) DAGCombiner and Legalizer would fall in an infinite loop. DAGCombiner would try to simplify `or %value, -1` by turning `%value` into UNDEF. Legalizer will turn it back into `Constant<0>` which would then be again turned into UNDEF by DAGCombiner. To avoid this loop we make UNDEF legal for MSA int types on Mips. Patch by Mirko Brkusanin. Differential Revision: https://reviews.llvm.org/D67280
  28. Fix -Wdocumentation warning - void function doesn't need a @returns. NFCI.
  29. [Diagnostics] Add -Wsizeof-array-div Summary: Clang version of https://www.viva64.com/en/examples/v706/ Reviewers: rsmith Differential Revision: https://reviews.llvm.org/D67287
  30. [NFC] Updated objsize-64.ll test
  31. [NFC] Fixed test
  32. [InstCombine] Fixed handling of isOpNewLike (PR11748)
  33. [LoopInterchange] Drop unused splitInnerLoopHeader declaration.
  34. Revert "clang-misexpect: Profile Guided Validation of Performance Annotations in LLVM" This reverts commit r371584. It introduced a dependency from compiler-rt to llvm/include/ADT, which is problematic for multiple reasons. One is that it is a novel dependency edge, which needs cross-compliation machinery for llvm/include/ADT (yes, it is true that right now compiler-rt included only header-only libraries, however, if we allow compiler-rt to depend on anything from ADT, other libraries will eventually get used). Secondly, depending on ADT from compiler-rt exposes ADT symbols from compiler-rt, which would cause ODR violations when Clang is built with the profile library.
  35. [ARM] Take into account -mcpu and -mfpu options while handling 'crypto' feature Submittin in behalf of krisb (Kristina Bessonova) <ch.bessonova@gmail.com> Summary: '+crypto' means '+aes' and '+sha2' for arch >= ARMv8 when they were not disabled explicitly. But this is correctly handled only in case of '-march' option, though the feature may also be specified through the '-mcpu' or '-mfpu' options. In the following example: $ clang -mcpu=cortex-a57 -mfpu=crypto-neon-fp-armv8 'aes' and 'sha2' are disabled that is quite unexpected: $ clang -cc1 -triple armv8--- -target-cpu cortex-a57 <...> -target-feature -sha2 -target-feature -aes -target-feature +crypto This exposed by https://reviews.llvm.org/D63936 that makes the 'aes' and 'sha2' features disabled by default. So, while handling the 'crypto' feature we need to take into account: - a CPU name, as it provides the information about architecture (if no '-march' option specified), - features, specified by the '-mcpu' and '-mfpu' options. Reviewers: SjoerdMeijer, ostannard, labrinea, dnsampaio Reviewed By: dnsampaio Subscribers: ikudrin, javed.absar, kristof.beyls, cfe-commits Tags: #clang Differential Revision: https://reviews.llvm.org/D66018 Author: krisb
  36. [LoopInterchange] Properly move condition, induction increment and ops to latch. Currently we only rely on the induction increment to come before the condition to ensure the required instructions get moved to the new latch. This patch duplicates and moves the required instructions to the newly created latch. We move the condition to the end of the new block, then process its operands. We stop at operands that are defined outside the loop, or are the induction PHI. We duplicate the instructions and update the uses in the moved instructions, to ensure other users remain intact. See the added test2 for such an example. Reviewers: efriedma, mcrosier Reviewed By: efriedma Differential Revision: https://reviews.llvm.org/D67367
  37. [NFC][ARM] Add and modify tests Add test for ParallelDSP.
  38. [LTO] Avoid calling GlobalValue::getGUID (MD5) twice
  39. [TLI][AMDGPU] AMDPAL does not have library functions Configure TLI to say that r600/amdgpu does not have any library functions, such that InstCombine does not do anything like turn sin/cos into the library function @tan with sufficient fast math flags. Differential Revision: https://reviews.llvm.org/D67406 Change-Id: I02f907d3e64832117ea9800e9f9285282856e5df
  40. [llvm-objcopy] Simplify --prefix-alloc-sections Handle --prefix-alloc-sections after --rename-sections so that --prefix-alloc-sections code does not have to check if renaming has been performed. Reviewed By: jhenderson Differential Revision: https://reviews.llvm.org/D66931
  41. [Attributor] Implement "noalias" callsite argument deduction Summary: Now, `nocapture` is deduced in Attributor therefore, this patch introduces deduction for `noalias` callsite argument using `nocapture`. Reviewers: jdoerfert, sstefan1 Reviewed By: jdoerfert Subscribers: lebedev.ri, hiraditya, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D67286
  42. [Attributor][Fix] Manifest nocapture only in CSArgument or Argument Summary: We can query to Attributor whether the value is captured in the scope or not on the following way: ``` const auto & NoCapAA = A.getAAFor<AANoCapture>(*this, IRPosition::value(V)); ``` And if V is CallSiteReturned then `getDeducedAttribute` will add `nocatpure` to the callsite returned value. It is not valid. This patch checks the position is an argument or call site argument. This is tested in D67286. Reviewers: jdoerfert, sstefan1 Reviewed By: jdoerfert Subscribers: hiraditya, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D67342
  43. [Debuginfo][Instcombiner] Do not clone dbg.declare. TryToSinkInstruction() has a bug: While updating debug info for sunk instruction, it could clone dbg.declare intrinsic. That is wrong. There could be only one dbg.declare. The fix is to not clone dbg.declare intrinsic and to update it`s arguments, to not to point to sunk instruction. Differential Revision: https://reviews.llvm.org/D67217
  44. [CodeGen] Add alias for cpu_dispatch function with IFunc & Fix resolver linkage type Multi-versioned functions defined by cpu_dispatch and implemented with IFunc can not be called outside the translation units where they are defined due to lack of symbols. This patch add function aliases for these functions and thus make them visible outside. Differential Revision: https://reviews.llvm.org/D67058 Patch by Senran Zhang
  45. [llvm-nm] Fix -DBUILD_SHARED_LIBS=ON builds after D66160/r371576
  46. clang-misexpect: Profile Guided Validation of Performance Annotations in LLVM This patch contains the basic functionality for reporting potentially incorrect usage of __builtin_expect() by comparing the developer's annotation against a collected PGO profile. A more detailed proposal and discussion appears on the CFE-dev mailing list (http://lists.llvm.org/pipermail/cfe-dev/2019-July/062971.html) and a prototype of the initial frontend changes appear here in D65300 We revised the work in D65300 by moving the misexpect check into the LLVM backend, and adding support for IR and sampling based profiles, in addition to frontend instrumentation. We add new misexpect metadata tags to those instructions directly influenced by the llvm.expect intrinsic (branch, switch, and select) when lowering the intrinsics. The misexpect metadata contains information about the expected target of the intrinsic so that we can check against the correct PGO counter when emitting diagnostics, and the compiler's values for the LikelyBranchWeight and UnlikelyBranchWeight. We use these branch weight values to determine when to emit the diagnostic to the user. A future patch should address the comment at the top of LowerExpectIntrisic.cpp to hoist the LikelyBranchWeight and UnlikelyBranchWeight values into a shared space that can be accessed outside of the LowerExpectIntrinsic pass. Once that is done, the misexpect metadata can be updated to be smaller. In the long term, it is possible to reconstruct portions of the misexpect metadata from the existing profile data. However, we have avoided this to keep the code simple, and because some kind of metadata tag will be required to identify which branch/switch/select instructions are influenced by the use of llvm.expect Patch By: paulkirth Differential Revision: https://reviews.llvm.org/D66324
  47. Emit -Wmicrosoft-enum-value warning instead of error in MS ABI Summary: The first NFC change is to replace a getCXXABI().isMicrosoft() check with getTriple().isWindowsMSVCEnvironment(). This code takes effect in non-C++ compilations, so it doesn't make sense to check the C++ ABI. In the MS ABI, enums are always considered to be "complete" because the underlying type of an unfixed enum will always be 'int'. This behavior was moved from -fms-compatibility to MS ABI back in r249656. The second change is functional, and it downgrades an error to a warning when the MS ABI is used rather than only under -fms-compatibility. The reasoning is that it's unreasonable for the following code to reject the following code for all MS ABI targets with -fno-ms-compatibility: enum Foo { Foo_Val = 0xDEADBEEF }; This is valid code for any other target, but in the MS ABI, Foo_Val just happens to be negative. With this change, clang emits a -Wmicrosoft-enum-value warning on this code, but compiles it without error. Fixes PR38478 Reviewers: hans, rsmith, STL_MSFT Subscribers: cfe-commits Tags: #clang Differential Revision: https://reviews.llvm.org/D67304
  48. Revert "llvm-reduce: Add pass to reduce parameters" Looks to be failing on asan buildbots This reverts commit r371567.
  49. Revert "Adding support for overriding LLVM_ENABLE_RUNTIMES for runtimes builds." This reverts commit r371566: this doesn't correctly handle the case where LLVM_ENABLE_RUNTIMES contains a list of values.
Revision 371642 by rnk:
[MS] Consder constexpr globals to be inline, as in C++17

Summary:
Microsoft seems to do this regardless of the language mode, so we must
also do it in order to be ABI compatible.

Fixes PR36125

Reviewers: thakis

Subscribers: cfe-commits

Differential Revision: https://reviews.llvm.org/D47956
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/lib/Sema/SemaDecl.cpp (diff)clang.src/lib/Sema/SemaDecl.cpp
The file was modified/cfe/trunk/test/CXX/dcl.dcl/dcl.spec/dcl.constexpr/p1.cpp (diff)clang.src/test/CXX/dcl.dcl/dcl.spec/dcl.constexpr/p1.cpp
The file was modified/cfe/trunk/test/CXX/drs/dr7xx.cpp (diff)clang.src/test/CXX/drs/dr7xx.cpp
The file was added/cfe/trunk/test/CodeGenCXX/ms-constexpr-static-data-member.cppclang.src/test/CodeGenCXX/ms-constexpr-static-data-member.cpp
The file was modified/cfe/trunk/test/CodeGenCXX/ms-integer-static-data-members-exported.cpp (diff)clang.src/test/CodeGenCXX/ms-integer-static-data-members-exported.cpp
The file was modified/cfe/trunk/test/CodeGenCXX/ms-integer-static-data-members.cpp (diff)clang.src/test/CodeGenCXX/ms-integer-static-data-members.cpp
The file was modified/cfe/trunk/test/SemaCXX/cxx1y-variable-templates_in_class.cpp (diff)clang.src/test/SemaCXX/cxx1y-variable-templates_in_class.cpp
The file was modified/cfe/trunk/test/SemaCXX/dllexport.cpp (diff)clang.src/test/SemaCXX/dllexport.cpp
The file was modified/cfe/trunk/test/SemaCXX/dllimport.cpp (diff)clang.src/test/SemaCXX/dllimport.cpp
Revision 371640 by arsenm:
LiveIntervals: Split live intervals on multiple dead defs

If there are multiple dead defs of the same virtual register, these
are required to be split into multiple virtual registers with separate
live intervals to avoid a verifier error.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/CodeGen/LiveIntervals.cpp (diff)llvm.src/lib/CodeGen/LiveIntervals.cpp
The file was added/llvm/trunk/test/CodeGen/AMDGPU/live-intervals-multiple-dead-defs.mirllvm.src/test/CodeGen/AMDGPU/live-intervals-multiple-dead-defs.mir
Revision 371639 by zoecarver:
Consolidate swap, swap_ranges, and iter_swap in <type_traits>.

NFC. Thanks to @Quuxplusone (Arthur O'Dwyer) for this change.
Change TypePath in RepositoryPath in Workspace
The file was modified/libcxx/trunk/include/type_traits (diff)libcxx.src/include/type_traits
The file was modified/libcxx/trunk/include/utility (diff)libcxx.src/include/utility
Revision 371638 by Louis Dionne:
[libc++] Add a CMake cache for Apple-specific configuration options
Change TypePath in RepositoryPath in Workspace
The file was added/libcxx/trunk/cmake/cacheslibcxx.src/cmake/caches
The file was added/libcxx/trunk/cmake/caches/Apple.cmakelibcxx.src/cmake/caches/Apple.cmake
The file was modified/libcxx/trunk/utils/ci/macos-backdeployment.sh (diff)libcxx.src/utils/ci/macos-backdeployment.sh
The file was modified/libcxx/trunk/utils/ci/macos-trunk.sh (diff)libcxx.src/utils/ci/macos-trunk.sh
Revision 371637 by sdmitriev:
[Clang][Bundler] Replace std::vector by SmallVector [NFC]

Differential Revision: https://reviews.llvm.org/D67413
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/tools/clang-offload-bundler/ClangOffloadBundler.cpp (diff)clang.src/tools/clang-offload-bundler/ClangOffloadBundler.cpp
Revision 371636 by nico:
gn build: Merge r371635
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/utils/gn/secondary/llvm/lib/Transforms/Utils/BUILD.gn (diff)llvm.src/utils/gn/secondary/llvm/lib/Transforms/Utils/BUILD.gn
Revision 371635 by phosek:
Reland "clang-misexpect: Profile Guided Validation of Performance Annotations in LLVM"

This patch contains the basic functionality for reporting potentially
incorrect usage of __builtin_expect() by comparing the developer's
annotation against a collected PGO profile. A more detailed proposal and
discussion appears on the CFE-dev mailing list
(http://lists.llvm.org/pipermail/cfe-dev/2019-July/062971.html) and a
prototype of the initial frontend changes appear here in D65300

We revised the work in D65300 by moving the misexpect check into the
LLVM backend, and adding support for IR and sampling based profiles, in
addition to frontend instrumentation.

We add new misexpect metadata tags to those instructions directly
influenced by the llvm.expect intrinsic (branch, switch, and select)
when lowering the intrinsics. The misexpect metadata contains
information about the expected target of the intrinsic so that we can
check against the correct PGO counter when emitting diagnostics, and the
compiler's values for the LikelyBranchWeight and UnlikelyBranchWeight.
We use these branch weight values to determine when to emit the
diagnostic to the user.

A future patch should address the comment at the top of
LowerExpectIntrisic.cpp to hoist the LikelyBranchWeight and
UnlikelyBranchWeight values into a shared space that can be accessed
outside of the LowerExpectIntrinsic pass. Once that is done, the
misexpect metadata can be updated to be smaller.

In the long term, it is possible to reconstruct portions of the
misexpect metadata from the existing profile data. However, we have
avoided this to keep the code simple, and because some kind of metadata
tag will be required to identify which branch/switch/select instructions
are influenced by the use of llvm.expect

Patch By: paulkirth
Differential Revision: https://reviews.llvm.org/D66324
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/include/clang/Basic/DiagnosticFrontendKinds.td (diff)clang.src/include/clang/Basic/DiagnosticFrontendKinds.td
The file was modified/cfe/trunk/include/clang/Basic/DiagnosticGroups.td (diff)clang.src/include/clang/Basic/DiagnosticGroups.td
The file was modified/cfe/trunk/lib/CodeGen/CodeGenAction.cpp (diff)clang.src/lib/CodeGen/CodeGenAction.cpp
The file was modified/cfe/trunk/lib/Frontend/CompilerInvocation.cpp (diff)clang.src/lib/Frontend/CompilerInvocation.cpp
The file was added/cfe/trunk/test/Profile/Inputs/misexpect-branch-nonconst-expect-arg.proftextclang.src/test/Profile/Inputs/misexpect-branch-nonconst-expect-arg.proftext
The file was added/cfe/trunk/test/Profile/Inputs/misexpect-branch.proftextclang.src/test/Profile/Inputs/misexpect-branch.proftext
The file was added/cfe/trunk/test/Profile/Inputs/misexpect-switch-default-only.proftextclang.src/test/Profile/Inputs/misexpect-switch-default-only.proftext
The file was added/cfe/trunk/test/Profile/Inputs/misexpect-switch-default.proftextclang.src/test/Profile/Inputs/misexpect-switch-default.proftext
The file was added/cfe/trunk/test/Profile/Inputs/misexpect-switch-nonconst.proftextclang.src/test/Profile/Inputs/misexpect-switch-nonconst.proftext
The file was added/cfe/trunk/test/Profile/Inputs/misexpect-switch.proftextclang.src/test/Profile/Inputs/misexpect-switch.proftext
The file was added/cfe/trunk/test/Profile/misexpect-branch-cold.cclang.src/test/Profile/misexpect-branch-cold.c
The file was added/cfe/trunk/test/Profile/misexpect-branch-nonconst-expected-val.cclang.src/test/Profile/misexpect-branch-nonconst-expected-val.c
The file was added/cfe/trunk/test/Profile/misexpect-branch-unpredictable.cclang.src/test/Profile/misexpect-branch-unpredictable.c
The file was added/cfe/trunk/test/Profile/misexpect-branch.cclang.src/test/Profile/misexpect-branch.c
The file was added/cfe/trunk/test/Profile/misexpect-switch-default.cclang.src/test/Profile/misexpect-switch-default.c
The file was added/cfe/trunk/test/Profile/misexpect-switch-nonconst.cclang.src/test/Profile/misexpect-switch-nonconst.c
The file was added/cfe/trunk/test/Profile/misexpect-switch-only-default-case.cclang.src/test/Profile/misexpect-switch-only-default-case.c
The file was added/cfe/trunk/test/Profile/misexpect-switch.cclang.src/test/Profile/misexpect-switch.c
The file was modified/llvm/trunk/include/llvm/IR/DiagnosticInfo.h (diff)llvm.src/include/llvm/IR/DiagnosticInfo.h
The file was modified/llvm/trunk/include/llvm/IR/FixedMetadataKinds.def (diff)llvm.src/include/llvm/IR/FixedMetadataKinds.def
The file was modified/llvm/trunk/include/llvm/IR/MDBuilder.h (diff)llvm.src/include/llvm/IR/MDBuilder.h
The file was added/llvm/trunk/include/llvm/Transforms/Utils/MisExpect.hllvm.src/include/llvm/Transforms/Utils/MisExpect.h
The file was modified/llvm/trunk/lib/IR/DiagnosticInfo.cpp (diff)llvm.src/lib/IR/DiagnosticInfo.cpp
The file was modified/llvm/trunk/lib/IR/MDBuilder.cpp (diff)llvm.src/lib/IR/MDBuilder.cpp
The file was modified/llvm/trunk/lib/Transforms/IPO/SampleProfile.cpp (diff)llvm.src/lib/Transforms/IPO/SampleProfile.cpp
The file was modified/llvm/trunk/lib/Transforms/Instrumentation/PGOInstrumentation.cpp (diff)llvm.src/lib/Transforms/Instrumentation/PGOInstrumentation.cpp
The file was modified/llvm/trunk/lib/Transforms/Scalar/LowerExpectIntrinsic.cpp (diff)llvm.src/lib/Transforms/Scalar/LowerExpectIntrinsic.cpp
The file was modified/llvm/trunk/lib/Transforms/Utils/CMakeLists.txt (diff)llvm.src/lib/Transforms/Utils/CMakeLists.txt
The file was added/llvm/trunk/lib/Transforms/Utils/MisExpect.cppllvm.src/lib/Transforms/Utils/MisExpect.cpp
The file was modified/llvm/trunk/test/ThinLTO/X86/lazyload_metadata.ll (diff)llvm.src/test/ThinLTO/X86/lazyload_metadata.ll
The file was modified/llvm/trunk/test/Transforms/LowerExpectIntrinsic/basic.ll (diff)llvm.src/test/Transforms/LowerExpectIntrinsic/basic.ll
The file was added/llvm/trunk/test/Transforms/PGOProfile/Inputs/misexpect-branch-correct.proftextllvm.src/test/Transforms/PGOProfile/Inputs/misexpect-branch-correct.proftext
The file was added/llvm/trunk/test/Transforms/PGOProfile/Inputs/misexpect-branch.proftextllvm.src/test/Transforms/PGOProfile/Inputs/misexpect-branch.proftext
The file was added/llvm/trunk/test/Transforms/PGOProfile/Inputs/misexpect-switch-correct.proftextllvm.src/test/Transforms/PGOProfile/Inputs/misexpect-switch-correct.proftext
The file was added/llvm/trunk/test/Transforms/PGOProfile/Inputs/misexpect-switch.proftextllvm.src/test/Transforms/PGOProfile/Inputs/misexpect-switch.proftext
The file was added/llvm/trunk/test/Transforms/PGOProfile/misexpect-branch-correct.llllvm.src/test/Transforms/PGOProfile/misexpect-branch-correct.ll
The file was added/llvm/trunk/test/Transforms/PGOProfile/misexpect-branch-stripped.llllvm.src/test/Transforms/PGOProfile/misexpect-branch-stripped.ll
The file was added/llvm/trunk/test/Transforms/PGOProfile/misexpect-branch-unpredictable.llllvm.src/test/Transforms/PGOProfile/misexpect-branch-unpredictable.ll
The file was added/llvm/trunk/test/Transforms/PGOProfile/misexpect-branch.llllvm.src/test/Transforms/PGOProfile/misexpect-branch.ll
The file was added/llvm/trunk/test/Transforms/PGOProfile/misexpect-switch-default.llllvm.src/test/Transforms/PGOProfile/misexpect-switch-default.ll
The file was added/llvm/trunk/test/Transforms/PGOProfile/misexpect-switch.llllvm.src/test/Transforms/PGOProfile/misexpect-switch.ll
Revision 371634 by fhahn:
Revert [InstCombine] Use SimplifyFMulInst to simplify multiply in fma.

This introduces additional rounding error in some cases. See D67434.

This reverts r371518 (git commit 18a1f0818b659cee13865b4fad2648d85984a4ed)
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Transforms/InstCombine/InstCombineCalls.cpp (diff)llvm.src/lib/Transforms/InstCombine/InstCombineCalls.cpp
The file was modified/llvm/trunk/test/Transforms/InstCombine/fma.ll (diff)llvm.src/test/Transforms/InstCombine/fma.ll
Revision 371633 by sdmitriev:
[Clang][Bundler] Fix for a potential memory leak [NFC]

Bundler leaks memory if it is called with -type=o but given input isn't an object file (though it has to have a known binary type like IR, archive, etc...). Memory leak is happening when binary object returned by the createBinary(...) call cannot be casted to an ObjectFile type. In this case returned BinaryOrErr object releases ownership of the binary, but no one is taking it (see line 626).

Differential Revision: https://reviews.llvm.org/D67416
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/tools/clang-offload-bundler/ClangOffloadBundler.cpp (diff)clang.src/tools/clang-offload-bundler/ClangOffloadBundler.cpp
Revision 371631 by abataev:
[OPENMP] Update the diagnosis message for canonical loop form, by Chi
Chun Chen.

The previous patch (https://reviews.llvm.org/D54441) support the
relational-op != very well for openmp canonical loop form, however,
it didn't update the diagnosis message. So this patch is simply
update the diagnosis message by adding !=, update the test
related to it, and update the section number for canonical loop
form for OpenMP 5.0 in comment.

Differential Revision: https://reviews.llvm.org/D66559
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/include/clang/Basic/DiagnosticSemaKinds.td (diff)clang.src/include/clang/Basic/DiagnosticSemaKinds.td
The file was modified/cfe/trunk/lib/Sema/SemaOpenMP.cpp (diff)clang.src/lib/Sema/SemaOpenMP.cpp
The file was modified/cfe/trunk/test/OpenMP/distribute_parallel_for_simd_loop_messages.cpp (diff)clang.src/test/OpenMP/distribute_parallel_for_simd_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/distribute_simd_loop_messages.cpp (diff)clang.src/test/OpenMP/distribute_simd_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/for_loop_messages.cpp (diff)clang.src/test/OpenMP/for_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/for_simd_loop_messages.cpp (diff)clang.src/test/OpenMP/for_simd_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/parallel_for_ast_print.cpp (diff)clang.src/test/OpenMP/parallel_for_ast_print.cpp
The file was modified/cfe/trunk/test/OpenMP/parallel_for_codegen.cpp (diff)clang.src/test/OpenMP/parallel_for_codegen.cpp
The file was modified/cfe/trunk/test/OpenMP/parallel_for_loop_messages.cpp (diff)clang.src/test/OpenMP/parallel_for_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/parallel_for_simd_loop_messages.cpp (diff)clang.src/test/OpenMP/parallel_for_simd_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/simd_loop_messages.cpp (diff)clang.src/test/OpenMP/simd_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/target_parallel_for_loop_messages.cpp (diff)clang.src/test/OpenMP/target_parallel_for_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/target_parallel_for_simd_loop_messages.cpp (diff)clang.src/test/OpenMP/target_parallel_for_simd_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/target_simd_loop_messages.cpp (diff)clang.src/test/OpenMP/target_simd_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/target_teams_distribute_loop_messages.cpp (diff)clang.src/test/OpenMP/target_teams_distribute_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/target_teams_distribute_parallel_for_loop_messages.cpp (diff)clang.src/test/OpenMP/target_teams_distribute_parallel_for_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/target_teams_distribute_parallel_for_simd_loop_messages.cpp (diff)clang.src/test/OpenMP/target_teams_distribute_parallel_for_simd_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/target_teams_distribute_simd_loop_messages.cpp (diff)clang.src/test/OpenMP/target_teams_distribute_simd_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/taskloop_loop_messages.cpp (diff)clang.src/test/OpenMP/taskloop_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/taskloop_simd_loop_messages.cpp (diff)clang.src/test/OpenMP/taskloop_simd_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/teams_distribute_loop_messages.cpp (diff)clang.src/test/OpenMP/teams_distribute_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/teams_distribute_parallel_for_loop_messages.cpp (diff)clang.src/test/OpenMP/teams_distribute_parallel_for_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/teams_distribute_parallel_for_simd_loop_messages.cpp (diff)clang.src/test/OpenMP/teams_distribute_parallel_for_simd_loop_messages.cpp
The file was modified/cfe/trunk/test/OpenMP/teams_distribute_simd_loop_messages.cpp (diff)clang.src/test/OpenMP/teams_distribute_simd_loop_messages.cpp
Revision 371630 by lebedevri:
[InstSimplify] Pass SimplifyQuery into simplifyUnsignedRangeCheck() and use it for isKnownNonZero()

This was actually the original intention in D67332,
but i messed up and forgot about it.
This patch was originally part of D67411, but precommitting this.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Analysis/InstructionSimplify.cpp (diff)llvm.src/lib/Analysis/InstructionSimplify.cpp
The file was modified/llvm/trunk/test/Transforms/InstSimplify/redundant-null-check-in-uadd_with_overflow-of-nonnull-ptr.ll (diff)llvm.src/test/Transforms/InstSimplify/redundant-null-check-in-uadd_with_overflow-of-nonnull-ptr.ll
Revision 371629 by lebedevri:
[NFC][InstSimplify] Add extra test for D67411 with @llvm.assume
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/test/Transforms/InstSimplify/redundant-null-check-in-uadd_with_overflow-of-nonnull-ptr.ll (diff)llvm.src/test/Transforms/InstSimplify/redundant-null-check-in-uadd_with_overflow-of-nonnull-ptr.ll
Revision 371628 by cryptoad:
[scudo][standalone] Android related improvements

Summary:
This changes a few things to improve memory footprint and performances
on Android, and fixes a test compilation error:
- add `stdlib.h` to `wrappers_c_test.cc` to address
  https://bugs.llvm.org/show_bug.cgi?id=42810
- change Android size class maps, based on benchmarks, to improve
  performances and lower the Svelte memory footprint. Also change the
  32-bit region size for said configuration
- change the `reallocate` logic to reallocate in place for sizes larger
  than the original chunk size, when they still fit in the same block.
  This addresses patterns from `memory_replay` dumps like the following:
```
202: realloc 0xb48fd000 0xb4930650 12352
202: realloc 0xb48fd000 0xb48fd000 12420
202: realloc 0xb48fd000 0xb48fd000 12492
202: realloc 0xb48fd000 0xb48fd000 12564
202: realloc 0xb48fd000 0xb48fd000 12636
202: realloc 0xb48fd000 0xb48fd000 12708
202: realloc 0xb48fd000 0xb48fd000 12780
202: realloc 0xb48fd000 0xb48fd000 12852
202: realloc 0xb48fd000 0xb48fd000 12924
202: realloc 0xb48fd000 0xb48fd000 12996
202: realloc 0xb48fd000 0xb48fd000 13068
202: realloc 0xb48fd000 0xb48fd000 13140
202: realloc 0xb48fd000 0xb48fd000 13212
202: realloc 0xb48fd000 0xb48fd000 13284
202: realloc 0xb48fd000 0xb48fd000 13356
202: realloc 0xb48fd000 0xb48fd000 13428
202: realloc 0xb48fd000 0xb48fd000 13500
202: realloc 0xb48fd000 0xb48fd000 13572
202: realloc 0xb48fd000 0xb48fd000 13644
202: realloc 0xb48fd000 0xb48fd000 13716
202: realloc 0xb48fd000 0xb48fd000 13788
...
```
  In this situation we were deallocating the old chunk, and
  allocating a new one for every single one of those, but now we can
  keep the same chunk (we just updated the header), which saves some
  heap operations.

Reviewers: hctim, morehouse, vitalybuka, eugenis, cferris, rengolin

Reviewed By: morehouse

Subscribers: srhines, delcypher, #sanitizers, llvm-commits

Tags: #llvm, #sanitizers

Differential Revision: https://reviews.llvm.org/D67293
Change TypePath in RepositoryPath in Workspace
The file was modified/compiler-rt/trunk/lib/scudo/standalone/allocator_config.h (diff)compiler-rt.src/lib/scudo/standalone/allocator_config.h
The file was modified/compiler-rt/trunk/lib/scudo/standalone/combined.h (diff)compiler-rt.src/lib/scudo/standalone/combined.h
The file was modified/compiler-rt/trunk/lib/scudo/standalone/size_class_map.h (diff)compiler-rt.src/lib/scudo/standalone/size_class_map.h
The file was modified/compiler-rt/trunk/lib/scudo/standalone/tests/combined_test.cpp (diff)compiler-rt.src/lib/scudo/standalone/tests/combined_test.cpp
The file was modified/compiler-rt/trunk/lib/scudo/standalone/tests/wrappers_c_test.cpp (diff)compiler-rt.src/lib/scudo/standalone/tests/wrappers_c_test.cpp
Revision 371627 by abataev:
[OPENMP]Updated status page, NFC.
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/docs/OpenMPSupport.rst (diff)clang.src/docs/OpenMPSupport.rst
Revision 371626 by nico:
gn build: Merge r371562
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/utils/gn/secondary/llvm/tools/llvm-reduce/BUILD.gn (diff)llvm.src/utils/gn/secondary/llvm/tools/llvm-reduce/BUILD.gn
Revision 371622 by whitneyt:
LLVM: Optimization Pass: Remove conflicting attribute, if any, before
adding new read attribute to an argument
Summary: Update optimization pass to prevent adding read-attribute to an
argument without removing its conflicting attribute.

A read attribute, based on the result of the attribute deduction
process, might be added to an argument. The attribute might be in
conflict with other read/write attribute currently associated with the
argument. To ensure the compatibility of attributes, conflicting
attribute, if any, must be removed before a new one is added.

The following snippet shows the current behavior of the compiler, where
the compilation process is aborted due to incompatible attributes.

$ cat x.ll
; ModuleID = 'x.bc'

%_type_of_d-ccc = type <{ i8*, i8, i8, i8, i8 }>

@d-ccc = internal global %_type_of_d-ccc <{ i8* null, i8 1, i8 13, i8 0,
i8 -127 }>, align 8

define void @foo(i32* writeonly %.aaa) {
foo_entry:
  %_param_.aaa = alloca i32*, align 8
  store i32* %.aaa, i32** %_param_.aaa, align 8
  store i8 0, i8* getelementptr inbounds (%_type_of_d-ccc,
%_type_of_d-ccc* @d-ccc, i32 0, i32 3)
  ret void
}

$ opt -O3 x.ll
Attributes 'readnone and writeonly' are incompatible!
void (i32*)* @foo
in function foo
LLVM ERROR: Broken function found, compilation aborted!
The purpose of this changeset is to fix the above error. This fix is
based on a suggestion from Johannes @jdoerfert (many thanks!!!)
Authored By: anhtuyen
Reviewer: nicholas, rnk, chandlerc, jdoerfert
Reviewed By: rnk
Subscribers: hiraditya, jdoerfert, llvm-commits, anhtuyen, LLVM
Tag: LLVM
Differential Revision: https://reviews.llvm.org/D58694
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Transforms/IPO/FunctionAttrs.cpp (diff)llvm.src/lib/Transforms/IPO/FunctionAttrs.cpp
The file was added/llvm/trunk/test/Transforms/FunctionAttrs/writeonly.llllvm.src/test/Transforms/FunctionAttrs/writeonly.ll
Revision 371621 by spatel:
[ConstProp] add tests for fma that produce NaN; NFC
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/test/Transforms/ConstProp/fma.ll (diff)llvm.src/test/Transforms/ConstProp/fma.ll
Revision 371620 by dor1s:
[libFuzzer] Make -merge=1 to reuse coverage information from the control file.

Summary:
This change allows to perform corpus merging in two steps. This is useful when
the user wants to address the following two points simultaneously:

1) Get trustworthy incremental stats for the coverage and corpus size changes
    when adding new corpus units.
2) Make sure the shorter units will be preferred when two or more units give the
    same unique signal (equivalent to the `REDUCE` logic).

This solution was brainstormed together with @kcc, hopefully it looks good to
the other people too. The proposed use case scenario:

1) We have a `fuzz_target` binary and `existing_corpus` directory.
2) We do fuzzing and write new units into the `new_corpus` directory.
3) We want to merge the new corpus into the existing corpus and satisfy the
    points mentioned above.
4) We create an empty directory `merged_corpus` and run the first merge step:

    `
    ./fuzz_target -merge=1 -merge_control_file=MCF ./merged_corpus ./existing_corpus
    `

    this provides the initial stats for `existing_corpus`, e.g. from the output:

    `
    MERGE-OUTER: 3 new files with 11 new features added; 11 new coverage edges
    `

5) We recreate `merged_corpus` directory and run the second merge step:

    `
    ./fuzz_target -merge=1 -merge_control_file=MCF ./merged_corpus ./existing_corpus ./new_corpus
    `

    this provides the final stats for the merged corpus, e.g. from the output:

    `
    MERGE-OUTER: 6 new files with 14 new features added; 14 new coverage edges
    `

Alternative solutions to this approach are:

A) Store precise coverage information for every unit (not only unique signal).
B) Execute the same two steps without reusing the control file.

Either of these would be suboptimal as it would impose an extra disk or CPU load
respectively, which is bad given the quadratic complexity in the worst case.

Tested on Linux, Mac, Windows.

Reviewers: morehouse, metzman, hctim, kcc

Reviewed By: morehouse

Subscribers: JDevlieghere, delcypher, mgrang, #sanitizers, llvm-commits, kcc

Tags: #llvm, #sanitizers

Differential Revision: https://reviews.llvm.org/D66107
Change TypePath in RepositoryPath in Workspace
The file was modified/compiler-rt/trunk/lib/fuzzer/FuzzerDefs.h (diff)compiler-rt.src/lib/fuzzer/FuzzerDefs.h
The file was modified/compiler-rt/trunk/lib/fuzzer/FuzzerMerge.cpp (diff)compiler-rt.src/lib/fuzzer/FuzzerMerge.cpp
The file was modified/compiler-rt/trunk/test/fuzzer/merge.test (diff)compiler-rt.src/test/fuzzer/merge.test
The file was added/compiler-rt/trunk/test/fuzzer/merge_two_step.testcompiler-rt.src/test/fuzzer/merge_two_step.test
Revision 371619 by spatel:
[ConstProp] move test file from InstSimplify; NFC

These are constant folding tests; there is no code
directly in InstSimplify for this.
Change TypePath in RepositoryPath in Workspace
The file was added/llvm/trunk/test/Transforms/ConstProp/fma.llllvm.src/test/Transforms/ConstProp/fma.ll
The file was removed/llvm/trunk/test/Transforms/InstSimplify/fold-builtin-fma.llllvm.src/test/Transforms/InstSimplify/fold-builtin-fma.ll
Revision 371617 by spatel:
[InstSimplify] regenerate test CHECKs; NFC
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/test/Transforms/InstSimplify/fold-builtin-fma.ll (diff)llvm.src/test/Transforms/InstSimplify/fold-builtin-fma.ll
Revision 371616 by gchatelet:
[Alignment][NFC] use llvm::Align for AsmPrinter::EmitAlignment

Summary:
This is patch is part of a series to introduce an Alignment type.
See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html
See this patch for the introduction of the type: https://reviews.llvm.org/D64790

Reviewers: courbet

Subscribers: dschuff, sdardis, nemanjai, hiraditya, kbarton, jrtc27, MaskRay, atanasyan, jsji, llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D67443
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/include/llvm/CodeGen/AsmPrinter.h (diff)llvm.src/include/llvm/CodeGen/AsmPrinter.h
The file was modified/llvm/trunk/lib/CodeGen/AsmPrinter/AsmPrinter.cpp (diff)llvm.src/lib/CodeGen/AsmPrinter/AsmPrinter.cpp
The file was modified/llvm/trunk/lib/CodeGen/AsmPrinter/EHStreamer.cpp (diff)llvm.src/lib/CodeGen/AsmPrinter/EHStreamer.cpp
The file was modified/llvm/trunk/lib/CodeGen/AsmPrinter/ErlangGCPrinter.cpp (diff)llvm.src/lib/CodeGen/AsmPrinter/ErlangGCPrinter.cpp
The file was modified/llvm/trunk/lib/CodeGen/AsmPrinter/OcamlGCPrinter.cpp (diff)llvm.src/lib/CodeGen/AsmPrinter/OcamlGCPrinter.cpp
The file was modified/llvm/trunk/lib/CodeGen/AsmPrinter/WinException.cpp (diff)llvm.src/lib/CodeGen/AsmPrinter/WinException.cpp
The file was modified/llvm/trunk/lib/Target/AArch64/AArch64AsmPrinter.cpp (diff)llvm.src/lib/Target/AArch64/AArch64AsmPrinter.cpp
The file was modified/llvm/trunk/lib/Target/ARM/ARMAsmPrinter.cpp (diff)llvm.src/lib/Target/ARM/ARMAsmPrinter.cpp
The file was modified/llvm/trunk/lib/Target/Mips/MCTargetDesc/MipsMCNaCl.h (diff)llvm.src/lib/Target/Mips/MCTargetDesc/MipsMCNaCl.h
The file was modified/llvm/trunk/lib/Target/Mips/MCTargetDesc/MipsNaClELFStreamer.cpp (diff)llvm.src/lib/Target/Mips/MCTargetDesc/MipsNaClELFStreamer.cpp
The file was modified/llvm/trunk/lib/Target/Mips/MipsAsmPrinter.cpp (diff)llvm.src/lib/Target/Mips/MipsAsmPrinter.cpp
The file was modified/llvm/trunk/lib/Target/Mips/MipsBranchExpansion.cpp (diff)llvm.src/lib/Target/Mips/MipsBranchExpansion.cpp
The file was modified/llvm/trunk/lib/Target/PowerPC/PPCAsmPrinter.cpp (diff)llvm.src/lib/Target/PowerPC/PPCAsmPrinter.cpp
The file was modified/llvm/trunk/lib/Target/X86/X86AsmPrinter.cpp (diff)llvm.src/lib/Target/X86/X86AsmPrinter.cpp
The file was modified/llvm/trunk/lib/Target/XCore/XCoreAsmPrinter.cpp (diff)llvm.src/lib/Target/XCore/XCoreAsmPrinter.cpp
Revision 371615 by spatel:
[LangRef] add link for fma intrinsic
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/docs/LangRef.rst (diff)llvm.src/docs/LangRef.rst
Revision 371612 by spatel:
[LangRef] fix punctuation; NFC
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/docs/LangRef.rst (diff)llvm.src/docs/LangRef.rst
Revision 371611 by nico:
gn build: add include_dir that's necessary after r371564
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/utils/gn/secondary/llvm/tools/llvm-reduce/BUILD.gn (diff)llvm.src/utils/gn/secondary/llvm/tools/llvm-reduce/BUILD.gn
Revision 371610 by spatel:
[InstCombine] fold sign-bit compares of srem

(srem X, pow2C) sgt/slt 0 can be reduced using bit hacks by masking
off the sign bit and the module (low) bits:
https://rise4fun.com/Alive/jSO
A '2' divisor allows slightly more folding:
https://rise4fun.com/Alive/tDBM

Any chance to remove an 'srem' use is probably worthwhile, but this is limited
to the one-use improvement case because doing more may expose other missing
folds. That means it does nothing for PR21929 yet:
https://bugs.llvm.org/show_bug.cgi?id=21929

Differential Revision: https://reviews.llvm.org/D67334
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Transforms/InstCombine/InstCombineCompares.cpp (diff)llvm.src/lib/Transforms/InstCombine/InstCombineCompares.cpp
The file was modified/llvm/trunk/lib/Transforms/InstCombine/InstCombineInternal.h (diff)llvm.src/lib/Transforms/InstCombine/InstCombineInternal.h
The file was modified/llvm/trunk/test/Transforms/InstCombine/icmp-div-constant.ll (diff)llvm.src/test/Transforms/InstCombine/icmp-div-constant.ll
Revision 371608 by gchatelet:
[Alignment] Use llvm::Align in MachineFunction and TargetLowering - fixes mir parsing

Summary:
This catches malformed mir files which specify alignment as log2 instead of pow2.
See https://reviews.llvm.org/D65945 for reference,

This is patch is part of a series to introduce an Alignment type.
See this thread for context: http://lists.llvm.org/pipermail/llvm-dev/2019-July/133851.html
See this patch for the introduction of the type: https://reviews.llvm.org/D64790

Reviewers: courbet

Subscribers: MatzeB, qcolombet, dschuff, arsenm, sdardis, nemanjai, jvesely, nhaehnle, hiraditya, kbarton, asb, rbar, johnrusso, simoncook, apazos, sabuasal, niosHD, jrtc27, MaskRay, zzheng, edward-jones, atanasyan, rogfer01, MartinMosbeck, brucehoult, the_o, PkmX, jocewei, jsji, Petar.Avramovic, asbirlea, s.egerton, pzheng, llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D67433
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/include/llvm/CodeGen/MachineFunction.h (diff)llvm.src/include/llvm/CodeGen/MachineFunction.h
The file was modified/llvm/trunk/include/llvm/CodeGen/TargetLowering.h (diff)llvm.src/include/llvm/CodeGen/TargetLowering.h
The file was modified/llvm/trunk/lib/CodeGen/AsmPrinter/AsmPrinter.cpp (diff)llvm.src/lib/CodeGen/AsmPrinter/AsmPrinter.cpp
The file was modified/llvm/trunk/lib/CodeGen/AsmPrinter/WinException.cpp (diff)llvm.src/lib/CodeGen/AsmPrinter/WinException.cpp
The file was modified/llvm/trunk/lib/CodeGen/BranchRelaxation.cpp (diff)llvm.src/lib/CodeGen/BranchRelaxation.cpp
The file was modified/llvm/trunk/lib/CodeGen/MIRParser/MIRParser.cpp (diff)llvm.src/lib/CodeGen/MIRParser/MIRParser.cpp
The file was modified/llvm/trunk/lib/CodeGen/MIRPrinter.cpp (diff)llvm.src/lib/CodeGen/MIRPrinter.cpp
The file was modified/llvm/trunk/lib/CodeGen/MachineFunction.cpp (diff)llvm.src/lib/CodeGen/MachineFunction.cpp
The file was modified/llvm/trunk/lib/CodeGen/PatchableFunction.cpp (diff)llvm.src/lib/CodeGen/PatchableFunction.cpp
The file was modified/llvm/trunk/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp (diff)llvm.src/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp
The file was modified/llvm/trunk/lib/Target/AMDGPU/R600AsmPrinter.cpp (diff)llvm.src/lib/Target/AMDGPU/R600AsmPrinter.cpp
The file was modified/llvm/trunk/lib/Target/ARC/ARCMachineFunctionInfo.h (diff)llvm.src/lib/Target/ARC/ARCMachineFunctionInfo.h
The file was modified/llvm/trunk/lib/Target/ARM/ARMBasicBlockInfo.cpp (diff)llvm.src/lib/Target/ARM/ARMBasicBlockInfo.cpp
The file was modified/llvm/trunk/lib/Target/ARM/ARMConstantIslandPass.cpp (diff)llvm.src/lib/Target/ARM/ARMConstantIslandPass.cpp
The file was modified/llvm/trunk/lib/Target/Mips/MipsAsmPrinter.cpp (diff)llvm.src/lib/Target/Mips/MipsAsmPrinter.cpp
The file was modified/llvm/trunk/lib/Target/Mips/MipsConstantIslandPass.cpp (diff)llvm.src/lib/Target/Mips/MipsConstantIslandPass.cpp
The file was modified/llvm/trunk/lib/Target/PowerPC/PPCBranchSelector.cpp (diff)llvm.src/lib/Target/PowerPC/PPCBranchSelector.cpp
The file was modified/llvm/trunk/lib/Target/SystemZ/SystemZLongBranch.cpp (diff)llvm.src/lib/Target/SystemZ/SystemZLongBranch.cpp
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/arm64-regbankselect.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/combine-anyext-crash.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/combine-anyext-crash.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/fold-fp-select.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/fold-fp-select.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/fold-select.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/fold-select.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/fp128-legalize-crash-pr35690.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/fp128-legalize-crash-pr35690.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/fp16-copy-gpr.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/fp16-copy-gpr.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/inline-memcpy.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/inline-memcpy.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/inline-memmove.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/inline-memmove.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/inline-memset.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/inline-memset.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/inline-small-memcpy.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/inline-small-memcpy.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-add.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-add.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-blockaddress.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-blockaddress.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-ceil.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-ceil.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-cmp.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-cmp.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-cos.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-cos.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-div.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-div.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-dyn-alloca.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-dyn-alloca.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-exp.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-exp.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-ext.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-ext.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-fexp2.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-fexp2.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-fma.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-fma.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-frint.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-frint.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-intrinsic-round.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-intrinsic-round.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-intrinsic-trunc.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-intrinsic-trunc.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-1.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-inttoptr-xfail-2.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-load-store-vector-of-ptr.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-load-store-vector-of-ptr.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-load-store.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-load-store.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-log.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-log.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-log10.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-log10.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-log2.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-log2.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-nearbyint.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-nearbyint.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-non-pow2-load-store.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-non-pow2-load-store.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-phi.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-phi.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-pow.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-pow.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-s128-div.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-s128-div.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-select.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-select.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-shuffle-vector.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-shuffle-vector.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-sin.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-sin.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-sqrt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-sqrt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalize-vector-icmp.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalize-vector-icmp.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/legalizer-combiner-zext-trunc-crash.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/legalizer-combiner-zext-trunc-crash.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/load-addressing-modes.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/load-addressing-modes.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/localizer-in-O0-pipeline.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/localizer-in-O0-pipeline.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/localizer.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/localizer.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/machine-cse-mid-pipeline.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/machine-cse-mid-pipeline.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/non-pow-2-extload-combine.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/non-pow-2-extload-combine.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/observer-change-crash.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/observer-change-crash.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/opt-fold-compare.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/opt-fold-compare.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/opt-shuffle-splat.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/opt-shuffle-splat.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/prelegalizercombiner-extending-loads-s1.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/prelegalizercombiner-extending-loads-s1.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-extract-vector-elt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-extract-vector-elt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-extract.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-extract.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-fma.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-fma.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-insert-vector-elt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-insert-vector-elt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-intrinsic-round.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-intrinsic-round.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-intrinsic-trunc.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-intrinsic-trunc.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-nearbyint.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-nearbyint.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-select.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-select.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbank-trunc-s128.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbank-trunc-s128.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbankselect-build-vector.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbankselect-build-vector.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/regbankselect-unmerge-vec.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/regbankselect-unmerge-vec.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-arith-extended-reg.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-arith-extended-reg.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-atomic-load-store.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-atomic-load-store.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-binop.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-binop.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-blockaddress.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-blockaddress.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-bswap.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-bswap.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-build-vector.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-build-vector.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-cbz.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-cbz.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-concat-vectors.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-concat-vectors.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-ctlz.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-ctlz.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-extract-vector-elt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-extract-vector-elt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-fcmp.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-fcmp.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-frint-nofp16.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-frint-nofp16.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-frint.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-frint.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-insert-vector-elt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-insert-vector-elt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-int-ext.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-int-ext.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-intrinsic-round.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-intrinsic-round.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-intrinsic-trunc.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-intrinsic-trunc.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-jump-table-brjt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-jump-table-brjt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-ldaxr-intrin.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-ldaxr-intrin.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-ldxr-intrin.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-ldxr-intrin.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-load-store-vector-of-ptr.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-load-store-vector-of-ptr.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-load.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-load.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-nearbyint.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-nearbyint.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-phi.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-phi.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-pr32733.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-pr32733.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-select.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-select.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-shuffle-vector.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-shuffle-vector.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-shufflevec-undef-mask-elt.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-shufflevec-undef-mask-elt.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-stlxr-intrin.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-stlxr-intrin.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-store.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-store.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-stx.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-stx.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-trap.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-trap.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-uaddo.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-uaddo.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-unmerge.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-unmerge.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-vector-icmp.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-vector-icmp.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-vector-shift.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-vector-shift.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/select-with-no-legality-check.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/select-with-no-legality-check.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/GlobalISel/store-addressing-modes.mir (diff)llvm.src/test/CodeGen/AArch64/GlobalISel/store-addressing-modes.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/aarch64-mov-debug-locs.mir (diff)llvm.src/test/CodeGen/AArch64/aarch64-mov-debug-locs.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/aarch64-vector-pcs.mir (diff)llvm.src/test/CodeGen/AArch64/aarch64-vector-pcs.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/branch-relax-block-size.mir (diff)llvm.src/test/CodeGen/AArch64/branch-relax-block-size.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/dont-shrink-wrap-stack-mayloadorstore.mir (diff)llvm.src/test/CodeGen/AArch64/dont-shrink-wrap-stack-mayloadorstore.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/irg-nomem.mir (diff)llvm.src/test/CodeGen/AArch64/irg-nomem.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/jump-table-compress.mir (diff)llvm.src/test/CodeGen/AArch64/jump-table-compress.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/machine-outliner-inline-asm-adrp.mir (diff)llvm.src/test/CodeGen/AArch64/machine-outliner-inline-asm-adrp.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/movimm-wzr.mir (diff)llvm.src/test/CodeGen/AArch64/movimm-wzr.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/reverse-csr-restore-seq.mir (diff)llvm.src/test/CodeGen/AArch64/reverse-csr-restore-seq.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/spill-undef.mir (diff)llvm.src/test/CodeGen/AArch64/spill-undef.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame0.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame0.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame1.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame1.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame2.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame2.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame3.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame3.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame4.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame4.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame5.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame5.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame6.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame6.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame7.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame7.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh-frame8.mir (diff)llvm.src/test/CodeGen/AArch64/wineh-frame8.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh1.mir (diff)llvm.src/test/CodeGen/AArch64/wineh1.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh2.mir (diff)llvm.src/test/CodeGen/AArch64/wineh2.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh3.mir (diff)llvm.src/test/CodeGen/AArch64/wineh3.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh4.mir (diff)llvm.src/test/CodeGen/AArch64/wineh4.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh5.mir (diff)llvm.src/test/CodeGen/AArch64/wineh5.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh6.mir (diff)llvm.src/test/CodeGen/AArch64/wineh6.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh7.mir (diff)llvm.src/test/CodeGen/AArch64/wineh7.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh8.mir (diff)llvm.src/test/CodeGen/AArch64/wineh8.mir
The file was modified/llvm/trunk/test/CodeGen/AArch64/wineh_shrinkwrap.mir (diff)llvm.src/test/CodeGen/AArch64/wineh_shrinkwrap.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/GlobalISel/legalize-block-addr.mir (diff)llvm.src/test/CodeGen/AMDGPU/GlobalISel/legalize-block-addr.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/GlobalISel/regbankselect-block-addr.mir (diff)llvm.src/test/CodeGen/AMDGPU/GlobalISel/regbankselect-block-addr.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/coalescer-subreg-join.mir (diff)llvm.src/test/CodeGen/AMDGPU/coalescer-subreg-join.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/constant-fold-imm-immreg.mir (diff)llvm.src/test/CodeGen/AMDGPU/constant-fold-imm-immreg.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/couldnt-join-subrange-3.mir (diff)llvm.src/test/CodeGen/AMDGPU/couldnt-join-subrange-3.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/fix-vgpr-copies.mir (diff)llvm.src/test/CodeGen/AMDGPU/fix-vgpr-copies.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/flat-load-clustering.mir (diff)llvm.src/test/CodeGen/AMDGPU/flat-load-clustering.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/fold-imm-f16-f32.mir (diff)llvm.src/test/CodeGen/AMDGPU/fold-imm-f16-f32.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/hazard.mir (diff)llvm.src/test/CodeGen/AMDGPU/hazard.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/insert-waitcnts-exp.mir (diff)llvm.src/test/CodeGen/AMDGPU/insert-waitcnts-exp.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/inserted-wait-states.mir (diff)llvm.src/test/CodeGen/AMDGPU/inserted-wait-states.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/invert-br-undef-vcc.mir (diff)llvm.src/test/CodeGen/AMDGPU/invert-br-undef-vcc.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/limit-coalesce.mir (diff)llvm.src/test/CodeGen/AMDGPU/limit-coalesce.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/memory-legalizer-atomic-insert-end.mir (diff)llvm.src/test/CodeGen/AMDGPU/memory-legalizer-atomic-insert-end.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-1.mir (diff)llvm.src/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-1.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-2.mir (diff)llvm.src/test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-2.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/merge-load-store-physreg.mir (diff)llvm.src/test/CodeGen/AMDGPU/merge-load-store-physreg.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/merge-load-store.mir (diff)llvm.src/test/CodeGen/AMDGPU/merge-load-store.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/opt-sgpr-to-vgpr-copy.mir (diff)llvm.src/test/CodeGen/AMDGPU/opt-sgpr-to-vgpr-copy.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/rename-independent-subregs-mac-operands.mir (diff)llvm.src/test/CodeGen/AMDGPU/rename-independent-subregs-mac-operands.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir (diff)llvm.src/test/CodeGen/AMDGPU/sched-crash-dbg-value.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/schedule-regpressure.mir (diff)llvm.src/test/CodeGen/AMDGPU/schedule-regpressure.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/sdwa-scalar-ops.mir (diff)llvm.src/test/CodeGen/AMDGPU/sdwa-scalar-ops.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir (diff)llvm.src/test/CodeGen/AMDGPU/shrink-vop3-carry-out.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/smem-no-clause-coalesced.mir (diff)llvm.src/test/CodeGen/AMDGPU/smem-no-clause-coalesced.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/undefined-physreg-sgpr-spill.mir (diff)llvm.src/test/CodeGen/AMDGPU/undefined-physreg-sgpr-spill.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir (diff)llvm.src/test/CodeGen/AMDGPU/vccz-corrupt-bug-workaround.mir
The file was modified/llvm/trunk/test/CodeGen/AMDGPU/wqm.mir (diff)llvm.src/test/CodeGen/AMDGPU/wqm.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/ARMLoadStoreDBG.mir (diff)llvm.src/test/CodeGen/ARM/ARMLoadStoreDBG.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/cmp1-peephole-thumb.mir (diff)llvm.src/test/CodeGen/ARM/cmp1-peephole-thumb.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/cmp2-peephole-thumb.mir (diff)llvm.src/test/CodeGen/ARM/cmp2-peephole-thumb.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/constant-island-movwt.mir (diff)llvm.src/test/CodeGen/ARM/constant-island-movwt.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/constant-islands-cfg.mir (diff)llvm.src/test/CodeGen/ARM/constant-islands-cfg.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/constant-islands-split-IT.mir (diff)llvm.src/test/CodeGen/ARM/constant-islands-split-IT.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/dbg-range-extension.mir (diff)llvm.src/test/CodeGen/ARM/dbg-range-extension.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/expand-pseudos.mir (diff)llvm.src/test/CodeGen/ARM/expand-pseudos.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/fp16-litpool-arm.mir (diff)llvm.src/test/CodeGen/ARM/fp16-litpool-arm.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/fp16-litpool-thumb.mir (diff)llvm.src/test/CodeGen/ARM/fp16-litpool-thumb.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/fp16-litpool2-arm.mir (diff)llvm.src/test/CodeGen/ARM/fp16-litpool2-arm.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/fp16-litpool3-arm.mir (diff)llvm.src/test/CodeGen/ARM/fp16-litpool3-arm.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/ifcvt-diamond-unanalyzable-common.mir (diff)llvm.src/test/CodeGen/ARM/ifcvt-diamond-unanalyzable-common.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/misched-int-basic-thumb2.mir (diff)llvm.src/test/CodeGen/ARM/misched-int-basic-thumb2.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/misched-int-basic.mir (diff)llvm.src/test/CodeGen/ARM/misched-int-basic.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/prera-ldst-aliasing.mir (diff)llvm.src/test/CodeGen/ARM/prera-ldst-aliasing.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/prera-ldst-insertpt.mir (diff)llvm.src/test/CodeGen/ARM/prera-ldst-insertpt.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/sched-it-debug-nodes.mir (diff)llvm.src/test/CodeGen/ARM/sched-it-debug-nodes.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/single-issue-r52.mir (diff)llvm.src/test/CodeGen/ARM/single-issue-r52.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/v6-jumptable-clobber.mir (diff)llvm.src/test/CodeGen/ARM/v6-jumptable-clobber.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/vldm-liveness.mir (diff)llvm.src/test/CodeGen/ARM/vldm-liveness.mir
The file was modified/llvm/trunk/test/CodeGen/ARM/vldmia-sched.mir (diff)llvm.src/test/CodeGen/ARM/vldmia-sched.mir
The file was modified/llvm/trunk/test/CodeGen/Hexagon/bank-conflict.mir (diff)llvm.src/test/CodeGen/Hexagon/bank-conflict.mir
The file was modified/llvm/trunk/test/CodeGen/Hexagon/early-if-conv-lifetime.mir (diff)llvm.src/test/CodeGen/Hexagon/early-if-conv-lifetime.mir
The file was modified/llvm/trunk/test/CodeGen/Hexagon/early-if-predicator.mir (diff)llvm.src/test/CodeGen/Hexagon/early-if-predicator.mir
The file was modified/llvm/trunk/test/CodeGen/Hexagon/ifcvt-live-subreg.mir (diff)llvm.src/test/CodeGen/Hexagon/ifcvt-live-subreg.mir
The file was modified/llvm/trunk/test/CodeGen/Hexagon/pipeliner/swp-phi-start.mir (diff)llvm.src/test/CodeGen/Hexagon/pipeliner/swp-phi-start.mir
The file was modified/llvm/trunk/test/CodeGen/Hexagon/regalloc-bad-undef.mir (diff)llvm.src/test/CodeGen/Hexagon/regalloc-bad-undef.mir
The file was modified/llvm/trunk/test/CodeGen/Lanai/peephole-compare.mir (diff)llvm.src/test/CodeGen/Lanai/peephole-compare.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/AArch64/print-parse-verify-failedISel-property.mir (diff)llvm.src/test/CodeGen/MIR/AArch64/print-parse-verify-failedISel-property.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/AArch64/return-address-signing.mir (diff)llvm.src/test/CodeGen/MIR/AArch64/return-address-signing.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/AArch64/swp.mir (diff)llvm.src/test/CodeGen/MIR/AArch64/swp.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/AMDGPU/syncscopes.mir (diff)llvm.src/test/CodeGen/MIR/AMDGPU/syncscopes.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/Generic/machine-function.mir (diff)llvm.src/test/CodeGen/MIR/Generic/machine-function.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/PowerPC/peephole-miscompile-extswsli.mir (diff)llvm.src/test/CodeGen/MIR/PowerPC/peephole-miscompile-extswsli.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/PowerPC/prolog_vec_spills.mir (diff)llvm.src/test/CodeGen/MIR/PowerPC/prolog_vec_spills.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/X86/branch-folder-with-label.mir (diff)llvm.src/test/CodeGen/MIR/X86/branch-folder-with-label.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/X86/diexpr-win32.mir (diff)llvm.src/test/CodeGen/MIR/X86/diexpr-win32.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/X86/expected-stack-object.mir (diff)llvm.src/test/CodeGen/MIR/X86/expected-stack-object.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/X86/fixed-stack-di.mir (diff)llvm.src/test/CodeGen/MIR/X86/fixed-stack-di.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/X86/fixed-stack-memory-operands.mir (diff)llvm.src/test/CodeGen/MIR/X86/fixed-stack-memory-operands.mir
The file was modified/llvm/trunk/test/CodeGen/MIR/X86/frame-info-stack-references.mir (diff)llvm.src/test/CodeGen/MIR/X86/frame-info-stack-references.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/add.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/add.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/bitwise.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/bitwise.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/branch.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/branch.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/constants.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/constants.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/fabs.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/fabs.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/fcmp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/fcmp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/fence.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/fence.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/float_args.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/float_args.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/float_arithmetic_operations.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/float_arithmetic_operations.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/float_constants.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/float_constants.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/fpext_and_fptrunc.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/fpext_and_fptrunc.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/fptosi_and_fptoui.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/fptosi_and_fptoui.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/fsqrt.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/fsqrt.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/gloal_address.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/gloal_address.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/gloal_address_pic.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/gloal_address_pic.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/icmp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/icmp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/inttoptr_and_ptrtoint.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/inttoptr_and_ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/jump_table_and_brjt.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/jump_table_and_brjt.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/load.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/load.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/load_store_fold.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/load_store_fold.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/mul.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/mul.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/phi.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/phi.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/pointers.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/pointers.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/rem_and_div.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/rem_and_div.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/select.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/select.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/sitofp_and_uitofp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/sitofp_and_uitofp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/stack_args.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/stack_args.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/store.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/store.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/sub.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/sub.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/truncStore_and_aExtLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/truncStore_and_aExtLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/instruction-select/zextLoad_and_sextLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/instruction-select/zextLoad_and_sextLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/add.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/add.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/bitwise.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/bitwise.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/branch.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/branch.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/ceil_and_floor.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/ceil_and_floor.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/constants.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/constants.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/fabs.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/fabs.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/fcmp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/fcmp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/fence.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/fence.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/float_arithmetic_operations.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/float_arithmetic_operations.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/float_constants.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/float_constants.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/fpext_and_fptrunc.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/fpext_and_fptrunc.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/fptosi_and_fptoui.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/fptosi_and_fptoui.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/fsqrt.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/fsqrt.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/global_address.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/global_address.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/icmp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/icmp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/inttoptr_and_ptrtoint.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/inttoptr_and_ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/jump_table_and_brjt.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/jump_table_and_brjt.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/load.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/load.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/mul.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/mul.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/phi.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/phi.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/pointers.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/pointers.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/rem_and_div.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/rem_and_div.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/select.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/select.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/sitofp_and_uitofp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/sitofp_and_uitofp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/stack_args.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/stack_args.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/store.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/store.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/sub.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/sub.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/trap.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/trap.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/trunc.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/trunc.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/truncStore_and_aExtLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/truncStore_and_aExtLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/zextLoad_and_sextLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/zextLoad_and_sextLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/legalizer/zext_and_sext.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/legalizer/zext_and_sext.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/truncStore_and_aExtLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/truncStore_and_aExtLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/tryCombine.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/tryCombine.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/zextLoad_and_sextLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/mips-prelegalizer-combiner/zextLoad_and_sextLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/TypeInfoforMF_skipCopies.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/TypeInfoforMF_skipCopies.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/add.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/add.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/bitwise.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/bitwise.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/branch.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/branch.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/fabs.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/fabs.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/fcmp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/fcmp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/fence.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/fence.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/float_args.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/float_args.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/float_arithmetic_operations.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/float_arithmetic_operations.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/float_constants.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/float_constants.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/fpext_and_fptrunc.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/fpext_and_fptrunc.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/fptosi_and_fptoui.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/fptosi_and_fptoui.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/fsqrt.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/fsqrt.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/global_address.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/global_address.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/global_address_pic.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/global_address_pic.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/icmp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/icmp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/inttoptr_and_ptrtoint.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/inttoptr_and_ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/jump_table_and_brjt.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/jump_table_and_brjt.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/load.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/load.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/long_ambiguous_chain_s32.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/long_ambiguous_chain_s32.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/long_ambiguous_chain_s64.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/long_ambiguous_chain_s64.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/mul.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/mul.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/phi.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/phi.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/pointers.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/pointers.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/rem_and_div.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/rem_and_div.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/select.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/select.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/sitofp_and_uitofp.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/sitofp_and_uitofp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/stack_args.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/stack_args.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/store.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/store.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/sub.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/sub.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/test_TypeInfoforMF.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/test_TypeInfoforMF.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/truncStore_and_aExtLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/truncStore_and_aExtLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/zextLoad_and_sextLoad.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/zextLoad_and_sextLoad.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/GlobalISel/regbankselect/zext_and_sext.mir (diff)llvm.src/test/CodeGen/Mips/GlobalISel/regbankselect/zext_and_sext.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/compactbranches/compact-branch-implicit-def.mir (diff)llvm.src/test/CodeGen/Mips/compactbranches/compact-branch-implicit-def.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/compactbranches/empty-block.mir (diff)llvm.src/test/CodeGen/Mips/compactbranches/empty-block.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-call.mir (diff)llvm.src/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-call.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-tailcall.mir (diff)llvm.src/test/CodeGen/Mips/indirect-jump-hazard/guards-verify-tailcall.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dext-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dext-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dext-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dext-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextm-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextm-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextm-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextm-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextm-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextm-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextu-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextu-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextu-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextu-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextu-size-valid.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextu-size-valid.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dextu-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dextu-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dins-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dins-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dins-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dins-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dins-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dins-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dinsm-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dinsm-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dinsm-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dinsm-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dinsm-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dinsm-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dinsu-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dinsu-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dinsu-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dinsu-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/dinsu-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/dinsu-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/ext-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/ext-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/ext-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/ext-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/ext-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/ext-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/ins-pos-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/ins-pos-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/ins-pos.mir (diff)llvm.src/test/CodeGen/Mips/instverify/ins-pos.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/instverify/ins-size.mir (diff)llvm.src/test/CodeGen/Mips/instverify/ins-size.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-fp-micromips.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-fp-micromips.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-fp-micromipsr6.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-fp-micromipsr6.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-fp-mips.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-fp-mips.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-fp-mipsr6.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-fp-mipsr6.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-int-microMIPS.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-int-microMIPS.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-int-micromipsr6.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-int-micromipsr6.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-int-mips64.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-int-mips64.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-int-mips64r6.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-int-mips64r6.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-int-mipsr6.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-int-mipsr6.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-int.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-int.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/longbranch/branch-limits-msa.mir (diff)llvm.src/test/CodeGen/Mips/longbranch/branch-limits-msa.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/micromips-eva.mir (diff)llvm.src/test/CodeGen/Mips/micromips-eva.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/micromips-short-delay-slot.mir (diff)llvm.src/test/CodeGen/Mips/micromips-short-delay-slot.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/micromips-sizereduction/micromips-lwp-swp.mir (diff)llvm.src/test/CodeGen/Mips/micromips-sizereduction/micromips-lwp-swp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/micromips-sizereduction/micromips-no-lwp-swp.mir (diff)llvm.src/test/CodeGen/Mips/micromips-sizereduction/micromips-no-lwp-swp.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/mirparser/target-flags-pic-mxgot-tls.mir (diff)llvm.src/test/CodeGen/Mips/mirparser/target-flags-pic-mxgot-tls.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/mirparser/target-flags-pic-o32.mir (diff)llvm.src/test/CodeGen/Mips/mirparser/target-flags-pic-o32.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/mirparser/target-flags-pic.mir (diff)llvm.src/test/CodeGen/Mips/mirparser/target-flags-pic.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/mirparser/target-flags-static-tls.mir (diff)llvm.src/test/CodeGen/Mips/mirparser/target-flags-static-tls.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/msa/emergency-spill.mir (diff)llvm.src/test/CodeGen/Mips/msa/emergency-spill.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/sll-micromips-r6-encoding.mir (diff)llvm.src/test/CodeGen/Mips/sll-micromips-r6-encoding.mir
The file was modified/llvm/trunk/test/CodeGen/Mips/unaligned-memops-mapping.mir (diff)llvm.src/test/CodeGen/Mips/unaligned-memops-mapping.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/NoCRFieldRedefWhenSpillingCRBIT.mir (diff)llvm.src/test/CodeGen/PowerPC/NoCRFieldRedefWhenSpillingCRBIT.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/aantidep-def-ec.mir (diff)llvm.src/test/CodeGen/PowerPC/aantidep-def-ec.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/addisdtprelha-nonr3.mir (diff)llvm.src/test/CodeGen/PowerPC/addisdtprelha-nonr3.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/block-placement-1.mir (diff)llvm.src/test/CodeGen/PowerPC/block-placement-1.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/block-placement.mir (diff)llvm.src/test/CodeGen/PowerPC/block-placement.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/collapse-rotates.mir (diff)llvm.src/test/CodeGen/PowerPC/collapse-rotates.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/convert-rr-to-ri-instrs-R0-special-handling.mir (diff)llvm.src/test/CodeGen/PowerPC/convert-rr-to-ri-instrs-R0-special-handling.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/convert-rr-to-ri-instrs-out-of-range.mir (diff)llvm.src/test/CodeGen/PowerPC/convert-rr-to-ri-instrs-out-of-range.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/convert-rr-to-ri-instrs.mir (diff)llvm.src/test/CodeGen/PowerPC/convert-rr-to-ri-instrs.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/convert-rr-to-ri-p9-vector.mir (diff)llvm.src/test/CodeGen/PowerPC/convert-rr-to-ri-p9-vector.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-1.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-1.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-10.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-10.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-2.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-2.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-3.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-3.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-4.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-4.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-5.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-5.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-6.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-6.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-7.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-7.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-8.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-8.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/expand-isel-9.mir (diff)llvm.src/test/CodeGen/PowerPC/expand-isel-9.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/no-rlwimi-trivial-commute.mir (diff)llvm.src/test/CodeGen/PowerPC/no-rlwimi-trivial-commute.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/opt-sub-inst-cr0-live.mir (diff)llvm.src/test/CodeGen/PowerPC/opt-sub-inst-cr0-live.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/remove-copy-crunsetcrbit.mir (diff)llvm.src/test/CodeGen/PowerPC/remove-copy-crunsetcrbit.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/remove-implicit-use.mir (diff)llvm.src/test/CodeGen/PowerPC/remove-implicit-use.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/remove-redundant-load-imm.mir (diff)llvm.src/test/CodeGen/PowerPC/remove-redundant-load-imm.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/remove-self-copies.mir (diff)llvm.src/test/CodeGen/PowerPC/remove-self-copies.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/rlwinm_rldicl_to_andi.mir (diff)llvm.src/test/CodeGen/PowerPC/rlwinm_rldicl_to_andi.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/schedule-addi-load.mir (diff)llvm.src/test/CodeGen/PowerPC/schedule-addi-load.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/setcr_bc.mir (diff)llvm.src/test/CodeGen/PowerPC/setcr_bc.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/setcr_bc2.mir (diff)llvm.src/test/CodeGen/PowerPC/setcr_bc2.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/setcr_bc3.mir (diff)llvm.src/test/CodeGen/PowerPC/setcr_bc3.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/shrink-wrap.mir (diff)llvm.src/test/CodeGen/PowerPC/shrink-wrap.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/tls_get_addr_fence1.mir (diff)llvm.src/test/CodeGen/PowerPC/tls_get_addr_fence1.mir
The file was modified/llvm/trunk/test/CodeGen/PowerPC/tls_get_addr_fence2.mir (diff)llvm.src/test/CodeGen/PowerPC/tls_get_addr_fence2.mir
The file was modified/llvm/trunk/test/CodeGen/RISCV/select-optimize-multiple.mir (diff)llvm.src/test/CodeGen/RISCV/select-optimize-multiple.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/RAbasic-invalid-LR-update.mir (diff)llvm.src/test/CodeGen/SystemZ/RAbasic-invalid-LR-update.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/clear-liverange-spillreg.mir (diff)llvm.src/test/CodeGen/SystemZ/clear-liverange-spillreg.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/cond-move-04.mir (diff)llvm.src/test/CodeGen/SystemZ/cond-move-04.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/cond-move-05.mir (diff)llvm.src/test/CodeGen/SystemZ/cond-move-05.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/cond-move-08.mir (diff)llvm.src/test/CodeGen/SystemZ/cond-move-08.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/cond-move-regalloc-hints.mir (diff)llvm.src/test/CodeGen/SystemZ/cond-move-regalloc-hints.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/debuginstr-00.mir (diff)llvm.src/test/CodeGen/SystemZ/debuginstr-00.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/debuginstr-01.mir (diff)llvm.src/test/CodeGen/SystemZ/debuginstr-01.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/debuginstr-02.mir (diff)llvm.src/test/CodeGen/SystemZ/debuginstr-02.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/debuginstr-cgp.mir (diff)llvm.src/test/CodeGen/SystemZ/debuginstr-cgp.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/fp-conv-17.mir (diff)llvm.src/test/CodeGen/SystemZ/fp-conv-17.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/load-and-test-RA-hints.mir (diff)llvm.src/test/CodeGen/SystemZ/load-and-test-RA-hints.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/misched-readadvances.mir (diff)llvm.src/test/CodeGen/SystemZ/misched-readadvances.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/postra-sched-expandedops.mir (diff)llvm.src/test/CodeGen/SystemZ/postra-sched-expandedops.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/regalloc-GR128-02.mir (diff)llvm.src/test/CodeGen/SystemZ/regalloc-GR128-02.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/regalloc-fast-invalid-kill-flag.mir (diff)llvm.src/test/CodeGen/SystemZ/regalloc-fast-invalid-kill-flag.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/regcoal-undef-lane-4-rm-cp-commuting-def.mir (diff)llvm.src/test/CodeGen/SystemZ/regcoal-undef-lane-4-rm-cp-commuting-def.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/subregliveness-06.mir (diff)llvm.src/test/CodeGen/SystemZ/subregliveness-06.mir
The file was modified/llvm/trunk/test/CodeGen/SystemZ/subregliveness-07.mir (diff)llvm.src/test/CodeGen/SystemZ/subregliveness-07.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb/PR36658.mir (diff)llvm.src/test/CodeGen/Thumb/PR36658.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb/tbb-reuse.mir (diff)llvm.src/test/CodeGen/Thumb/tbb-reuse.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/cond-mov.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/cond-mov.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/end-positive-offset.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/end-positive-offset.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/massive.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/massive.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/multiblock-massive.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/multiblock-massive.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-call.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-call.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-read.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-read.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-spill.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-spill.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-write.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-after-write.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-non-header.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-non-header.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-non-loop.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-non-loop.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/revert-while.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/revert-while.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/size-limit.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/size-limit.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/switch.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/switch.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/while-negative-offset.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/while-negative-offset.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/LowOverheadLoops/while.mir (diff)llvm.src/test/CodeGen/Thumb2/LowOverheadLoops/while.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/m4-sched-ldr.mir (diff)llvm.src/test/CodeGen/Thumb2/m4-sched-ldr.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block2.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block2.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block3.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block3.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block4.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block4.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block5.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block5.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block6.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block6.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block7.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block7.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-block8.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-block8.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/mve-vpt-nots.mir (diff)llvm.src/test/CodeGen/Thumb2/mve-vpt-nots.mir
The file was modified/llvm/trunk/test/CodeGen/Thumb2/tbb-removeadd.mir (diff)llvm.src/test/CodeGen/Thumb2/tbb-removeadd.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/avoid-matchtable-crash.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/avoid-matchtable-crash.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-add-v128.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-add-v128.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-add-v256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-add-v256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-add-v512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-add-v512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-add.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-add.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-and-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-and-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-ashr-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-ashr-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-brcond.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-brcond.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-cmp.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-cmp.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-ext-x86-64.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-ext-x86-64.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-ext.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-ext.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-fadd-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-fadd-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-fdiv-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-fdiv-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-fmul-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-fmul-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-fpext-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-fpext-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-fptrunc-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-fptrunc-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-fsub-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-fsub-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-insert-vec256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-insert-vec256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-insert-vec512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-insert-vec512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-lshr-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-lshr-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-memop-scalar-32.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-memop-scalar-32.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-memop-scalar-64.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-memop-scalar-64.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-mul-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-mul-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-mul-v128.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-mul-v128.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-mul-v256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-mul-v256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-mul-v512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-mul-v512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-or-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-or-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-phi.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-phi.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-shl-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-shl-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-sub-v128.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-sub-v128.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-sub-v256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-sub-v256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-sub-v512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-sub-v512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-sub.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-sub.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/legalize-xor-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/legalize-xor-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/regbankselect-AVX2.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/regbankselect-AVX2.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/regbankselect-AVX512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/regbankselect-AVX512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/regbankselect-X32.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/regbankselect-X32.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/regbankselect-X86_64.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/regbankselect-X86_64.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-GV-32.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-GV-32.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-GV-64.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-GV-64.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-add-v128.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-add-v128.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-add-v256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-add-v256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-add-v512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-add-v512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-add-x32.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-add-x32.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-add.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-add.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-and-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-and-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-ashr-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-ashr-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-blsi.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-blsi.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-blsr.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-blsr.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-br.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-br.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-brcond.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-brcond.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-cmp.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-cmp.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-constant.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-constant.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-copy.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-copy.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-ext-x86-64.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-ext-x86-64.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-ext.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-ext.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-extract-vec256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-extract-vec256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-extract-vec512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-extract-vec512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fadd-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fadd-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fconstant.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fconstant.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fdiv-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fdiv-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fmul-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fmul-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fpext-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fpext-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fptrunc-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fptrunc-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-fsub-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-fsub-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-gep.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-gep.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-insert-vec256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-insert-vec256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-insert-vec512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-insert-vec512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-lshr-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-lshr-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-memop-scalar-unordered.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-memop-scalar-unordered.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-memop-scalar-x32.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-memop-scalar-x32.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-memop-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-memop-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-memop-v128.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-memop-v128.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-memop-v256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-memop-v256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-memop-v512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-memop-v512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-merge-vec256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-merge-vec256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-merge-vec512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-merge-vec512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-mul-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-mul-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-mul-vec.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-mul-vec.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-or-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-or-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-phi.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-phi.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-shl-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-shl-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-sub-v128.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-sub-v128.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-sub-v256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-sub-v256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-sub-v512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-sub-v512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-sub.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-sub.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-trunc.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-trunc.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-undef.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-undef.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-unmerge-vec256.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-unmerge-vec256.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-unmerge-vec512.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-unmerge-vec512.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/select-xor-scalar.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/select-xor-scalar.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-GV.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-GV.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-inttoptr.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-inttoptr.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-ptrtoint.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-sdiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-sdiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-srem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-srem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-udiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-udiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-legalize-urem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-legalize-urem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-inttoptr.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-inttoptr.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-ptrtoint.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-sdiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-sdiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-srem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-srem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-trap.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-trap.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-udiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-udiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86-select-urem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86-select-urem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-GV.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-GV.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-fcmp.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-fcmp.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-fptosi.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-fptosi.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-inttoptr.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-inttoptr.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-ptrtoint.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-sdiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-sdiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-sitofp.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-sitofp.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-srem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-srem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-udiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-udiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-urem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-urem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-legalize-zext.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-legalize-zext.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-fcmp.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-fcmp.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-fptosi.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-fptosi.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-inttoptr.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-inttoptr.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-ptrtoint.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-ptrtoint.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-sdiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-sdiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-sitofp.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-sitofp.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-srem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-srem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-udiv.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-udiv.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-urem.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-urem.mir
The file was modified/llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-select-zext.mir (diff)llvm.src/test/CodeGen/X86/GlobalISel/x86_64-select-zext.mir
The file was modified/llvm/trunk/test/CodeGen/X86/PR37310.mir (diff)llvm.src/test/CodeGen/X86/PR37310.mir
The file was modified/llvm/trunk/test/CodeGen/X86/adx-commute.mir (diff)llvm.src/test/CodeGen/X86/adx-commute.mir
The file was modified/llvm/trunk/test/CodeGen/X86/avoid-sfb-g-no-change.mir (diff)llvm.src/test/CodeGen/X86/avoid-sfb-g-no-change.mir
The file was modified/llvm/trunk/test/CodeGen/X86/avoid-sfb-g-no-change2.mir (diff)llvm.src/test/CodeGen/X86/avoid-sfb-g-no-change2.mir
The file was modified/llvm/trunk/test/CodeGen/X86/avoid-sfb-g-no-change3.mir (diff)llvm.src/test/CodeGen/X86/avoid-sfb-g-no-change3.mir
The file was modified/llvm/trunk/test/CodeGen/X86/avoid-sfb-kill-flags.mir (diff)llvm.src/test/CodeGen/X86/avoid-sfb-kill-flags.mir
The file was modified/llvm/trunk/test/CodeGen/X86/avoid-sfb-offset.mir (diff)llvm.src/test/CodeGen/X86/avoid-sfb-offset.mir
The file was modified/llvm/trunk/test/CodeGen/X86/avx512f-256-set0.mir (diff)llvm.src/test/CodeGen/X86/avx512f-256-set0.mir
The file was modified/llvm/trunk/test/CodeGen/X86/bad-tls-fold.mir (diff)llvm.src/test/CodeGen/X86/bad-tls-fold.mir
The file was modified/llvm/trunk/test/CodeGen/X86/block-placement.mir (diff)llvm.src/test/CodeGen/X86/block-placement.mir
The file was modified/llvm/trunk/test/CodeGen/X86/conditional-tailcall-samedest.mir (diff)llvm.src/test/CodeGen/X86/conditional-tailcall-samedest.mir
The file was modified/llvm/trunk/test/CodeGen/X86/dbg-changes-codegen-branch-folding2.mir (diff)llvm.src/test/CodeGen/X86/dbg-changes-codegen-branch-folding2.mir
The file was modified/llvm/trunk/test/CodeGen/X86/domain-reassignment.mir (diff)llvm.src/test/CodeGen/X86/domain-reassignment.mir
The file was modified/llvm/trunk/test/CodeGen/X86/fixup-bw-inst.mir (diff)llvm.src/test/CodeGen/X86/fixup-bw-inst.mir
The file was modified/llvm/trunk/test/CodeGen/X86/implicit-null-checks.mir (diff)llvm.src/test/CodeGen/X86/implicit-null-checks.mir
The file was modified/llvm/trunk/test/CodeGen/X86/implicit-null-chk-reg-rewrite.mir (diff)llvm.src/test/CodeGen/X86/implicit-null-chk-reg-rewrite.mir
The file was modified/llvm/trunk/test/CodeGen/X86/late-remat-update.mir (diff)llvm.src/test/CodeGen/X86/late-remat-update.mir
The file was modified/llvm/trunk/test/CodeGen/X86/lea-opt-with-debug.mir (diff)llvm.src/test/CodeGen/X86/lea-opt-with-debug.mir
The file was modified/llvm/trunk/test/CodeGen/X86/leaFixup32.mir (diff)llvm.src/test/CodeGen/X86/leaFixup32.mir
The file was modified/llvm/trunk/test/CodeGen/X86/leaFixup64.mir (diff)llvm.src/test/CodeGen/X86/leaFixup64.mir
The file was modified/llvm/trunk/test/CodeGen/X86/limit-split-cost.mir (diff)llvm.src/test/CodeGen/X86/limit-split-cost.mir
The file was modified/llvm/trunk/test/CodeGen/X86/movtopush.mir (diff)llvm.src/test/CodeGen/X86/movtopush.mir
The file was modified/llvm/trunk/test/CodeGen/X86/non-value-mem-operand.mir (diff)llvm.src/test/CodeGen/X86/non-value-mem-operand.mir
The file was modified/llvm/trunk/test/CodeGen/X86/opt_phis2.mir (diff)llvm.src/test/CodeGen/X86/opt_phis2.mir
The file was modified/llvm/trunk/test/CodeGen/X86/peephole-fold-testrr.mir (diff)llvm.src/test/CodeGen/X86/peephole-fold-testrr.mir
The file was modified/llvm/trunk/test/CodeGen/X86/postra-ignore-dbg-instrs.mir (diff)llvm.src/test/CodeGen/X86/postra-ignore-dbg-instrs.mir
The file was modified/llvm/trunk/test/CodeGen/X86/pr30821.mir (diff)llvm.src/test/CodeGen/X86/pr30821.mir
The file was modified/llvm/trunk/test/CodeGen/X86/pr38952.mir (diff)llvm.src/test/CodeGen/X86/pr38952.mir
The file was modified/llvm/trunk/test/CodeGen/X86/pre-coalesce.mir (diff)llvm.src/test/CodeGen/X86/pre-coalesce.mir
The file was modified/llvm/trunk/test/CodeGen/X86/regalloc-copy-hints.mir (diff)llvm.src/test/CodeGen/X86/regalloc-copy-hints.mir
The file was modified/llvm/trunk/test/CodeGen/X86/shrink_wrap_dbg_value.mir (diff)llvm.src/test/CodeGen/X86/shrink_wrap_dbg_value.mir
The file was modified/llvm/trunk/test/CodeGen/X86/sjlj-shadow-stack-liveness.mir (diff)llvm.src/test/CodeGen/X86/sjlj-shadow-stack-liveness.mir
The file was modified/llvm/trunk/test/CodeGen/X86/stack-folding-adx.mir (diff)llvm.src/test/CodeGen/X86/stack-folding-adx.mir
The file was modified/llvm/trunk/test/CodeGen/X86/stack-folding-bmi2.mir (diff)llvm.src/test/CodeGen/X86/stack-folding-bmi2.mir
The file was modified/llvm/trunk/test/CodeGen/X86/win_coreclr_chkstk_liveins.mir (diff)llvm.src/test/CodeGen/X86/win_coreclr_chkstk_liveins.mir
The file was modified/llvm/trunk/test/DebugInfo/AArch64/asan-stack-vars.mir (diff)llvm.src/test/DebugInfo/AArch64/asan-stack-vars.mir
The file was modified/llvm/trunk/test/DebugInfo/AArch64/compiler-gen-bbs-livedebugvalues.mir (diff)llvm.src/test/DebugInfo/AArch64/compiler-gen-bbs-livedebugvalues.mir
The file was modified/llvm/trunk/test/DebugInfo/ARM/cfi-eof-prologue.mir (diff)llvm.src/test/DebugInfo/ARM/cfi-eof-prologue.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/AArch64/clobber-sp.mir (diff)llvm.src/test/DebugInfo/MIR/AArch64/clobber-sp.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/AArch64/implicit-def-dead-scope.mir (diff)llvm.src/test/DebugInfo/MIR/AArch64/implicit-def-dead-scope.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/ARM/live-debug-values-reg-copy.mir (diff)llvm.src/test/DebugInfo/MIR/ARM/live-debug-values-reg-copy.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/ARM/split-superreg-complex.mir (diff)llvm.src/test/DebugInfo/MIR/ARM/split-superreg-complex.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/ARM/split-superreg-piece.mir (diff)llvm.src/test/DebugInfo/MIR/ARM/split-superreg-piece.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/ARM/split-superreg.mir (diff)llvm.src/test/DebugInfo/MIR/ARM/split-superreg.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/Mips/last-inst-bundled.mir (diff)llvm.src/test/DebugInfo/MIR/Mips/last-inst-bundled.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/Mips/live-debug-values-reg-copy.mir (diff)llvm.src/test/DebugInfo/MIR/Mips/live-debug-values-reg-copy.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir (diff)llvm.src/test/DebugInfo/MIR/X86/DW_OP_entry_value.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/avoid-single-entry-value-location.mir (diff)llvm.src/test/DebugInfo/MIR/X86/avoid-single-entry-value-location.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/bit-piece-dh.mir (diff)llvm.src/test/DebugInfo/MIR/X86/bit-piece-dh.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/dbg-stack-value-range.mir (diff)llvm.src/test/DebugInfo/MIR/X86/dbg-stack-value-range.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir (diff)llvm.src/test/DebugInfo/MIR/X86/dbginfo-entryvals.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/debug-loc-0.mir (diff)llvm.src/test/DebugInfo/MIR/X86/debug-loc-0.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/empty-inline.mir (diff)llvm.src/test/DebugInfo/MIR/X86/empty-inline.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/kill-after-spill.mir (diff)llvm.src/test/DebugInfo/MIR/X86/kill-after-spill.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-values-3preds.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-values-3preds.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-values-reg-copy.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-values-reg-copy.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-values-restore-collide.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-values-restore-collide.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-values-restore.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-values-restore.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-values-spill.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-values-spill.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-values.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-values.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-vars-unused-arg-debugonly.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-vars-unused-arg-debugonly.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/live-debug-vars-unused-arg.mir (diff)llvm.src/test/DebugInfo/MIR/X86/live-debug-vars-unused-arg.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/livedebugvalues-limit.mir (diff)llvm.src/test/DebugInfo/MIR/X86/livedebugvalues-limit.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/livedebugvars-crossbb-interval.mir (diff)llvm.src/test/DebugInfo/MIR/X86/livedebugvars-crossbb-interval.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/mlicm-hoist.mir (diff)llvm.src/test/DebugInfo/MIR/X86/mlicm-hoist.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/multiple-param-dbg-value-entry.mir (diff)llvm.src/test/DebugInfo/MIR/X86/multiple-param-dbg-value-entry.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/no-cfi-loc.mir (diff)llvm.src/test/DebugInfo/MIR/X86/no-cfi-loc.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/prolog-epilog-indirection.mir (diff)llvm.src/test/DebugInfo/MIR/X86/prolog-epilog-indirection.mir
The file was modified/llvm/trunk/test/DebugInfo/MIR/X86/regcoalescer.mir (diff)llvm.src/test/DebugInfo/MIR/X86/regcoalescer.mir
The file was modified/llvm/trunk/test/DebugInfo/X86/debug-loc-asan.mir (diff)llvm.src/test/DebugInfo/X86/debug-loc-asan.mir
The file was modified/llvm/trunk/test/DebugInfo/X86/debug-loc-offset.mir (diff)llvm.src/test/DebugInfo/X86/debug-loc-offset.mir
The file was modified/llvm/trunk/test/DebugInfo/X86/dw_op_minus.mir (diff)llvm.src/test/DebugInfo/X86/dw_op_minus.mir
The file was modified/llvm/trunk/test/DebugInfo/X86/live-debug-values-constprop.mir (diff)llvm.src/test/DebugInfo/X86/live-debug-values-constprop.mir
The file was modified/llvm/trunk/test/DebugInfo/X86/live-debug-vars-dse.mir (diff)llvm.src/test/DebugInfo/X86/live-debug-vars-dse.mir
The file was modified/llvm/trunk/test/DebugInfo/X86/pr19307.mir (diff)llvm.src/test/DebugInfo/X86/pr19307.mir
Revision 371607 by atanasyan:
[mips][msa] Fix infinite loop for mips.nori.b intrinsic

When value of immediate in `mips.nori.b` is 255 (which has all ones in
binary form as 8bit integer) DAGCombiner and Legalizer would fall in an
infinite loop. DAGCombiner would try to simplify `or %value, -1` by
turning `%value` into UNDEF. Legalizer will turn it back into `Constant<0>`
which would then be again turned into UNDEF by DAGCombiner. To avoid this
loop we make UNDEF legal for MSA int types on Mips.

Patch by Mirko Brkusanin.

Differential Revision: https://reviews.llvm.org/D67280
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Target/Mips/MipsSEISelLowering.cpp (diff)llvm.src/lib/Target/Mips/MipsSEISelLowering.cpp
The file was modified/llvm/trunk/test/CodeGen/Mips/cconv/vector.ll (diff)llvm.src/test/CodeGen/Mips/cconv/vector.ll
The file was modified/llvm/trunk/test/CodeGen/Mips/msa/2r_vector_scalar.ll (diff)llvm.src/test/CodeGen/Mips/msa/2r_vector_scalar.ll
The file was added/llvm/trunk/test/CodeGen/Mips/msa/nori.b.llllvm.src/test/CodeGen/Mips/msa/nori.b.ll
Revision 371606 by rksimon:
Fix -Wdocumentation warning - void function doesn't need a @returns. NFCI.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/tools/llvm-reduce/deltas/ReduceMetadata.cpp (diff)llvm.src/tools/llvm-reduce/deltas/ReduceMetadata.cpp
Revision 371605 by xbolva00:
[Diagnostics] Add -Wsizeof-array-div

Summary: Clang version of https://www.viva64.com/en/examples/v706/

Reviewers: rsmith

Differential Revision: https://reviews.llvm.org/D67287
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/include/clang/Basic/DiagnosticSemaKinds.td (diff)clang.src/include/clang/Basic/DiagnosticSemaKinds.td
The file was modified/cfe/trunk/lib/Sema/SemaExpr.cpp (diff)clang.src/lib/Sema/SemaExpr.cpp
The file was added/cfe/trunk/test/Sema/div-sizeof-array.cppclang.src/test/Sema/div-sizeof-array.cpp
Revision 371604 by xbolva00:
[NFC] Updated objsize-64.ll test
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/test/Transforms/InstCombine/objsize-64.ll (diff)llvm.src/test/Transforms/InstCombine/objsize-64.ll
Revision 371603 by xbolva00:
[NFC] Fixed test
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/test/Transforms/InstCombine/malloc-free-delete.ll (diff)llvm.src/test/Transforms/InstCombine/malloc-free-delete.ll
Revision 371602 by xbolva00:
[InstCombine] Fixed handling of isOpNewLike (PR11748)
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Transforms/InstCombine/InstCombineCalls.cpp (diff)llvm.src/lib/Transforms/InstCombine/InstCombineCalls.cpp
The file was modified/llvm/trunk/test/Transforms/InstCombine/deref-alloc-fns.ll (diff)llvm.src/test/Transforms/InstCombine/deref-alloc-fns.ll
Revision 371601 by fhahn:
[LoopInterchange] Drop unused splitInnerLoopHeader declaration.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Transforms/Scalar/LoopInterchange.cpp (diff)llvm.src/lib/Transforms/Scalar/LoopInterchange.cpp
Revision 371598 by gribozavr:
Revert "clang-misexpect: Profile Guided Validation of Performance Annotations in LLVM"

This reverts commit r371584. It introduced a dependency from compiler-rt
to llvm/include/ADT, which is problematic for multiple reasons.

One is that it is a novel dependency edge, which needs cross-compliation
machinery for llvm/include/ADT (yes, it is true that right now
compiler-rt included only header-only libraries, however, if we allow
compiler-rt to depend on anything from ADT, other libraries will
eventually get used).

Secondly, depending on ADT from compiler-rt exposes ADT symbols from
compiler-rt, which would cause ODR violations when Clang is built with
the profile library.
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/include/clang/Basic/DiagnosticFrontendKinds.td (diff)clang.src/include/clang/Basic/DiagnosticFrontendKinds.td
The file was modified/cfe/trunk/include/clang/Basic/DiagnosticGroups.td (diff)clang.src/include/clang/Basic/DiagnosticGroups.td
The file was modified/cfe/trunk/lib/CodeGen/CodeGenAction.cpp (diff)clang.src/lib/CodeGen/CodeGenAction.cpp
The file was modified/cfe/trunk/lib/Frontend/CompilerInvocation.cpp (diff)clang.src/lib/Frontend/CompilerInvocation.cpp
The file was removed/cfe/trunk/test/Profile/Inputs/misexpect-branch-nonconst-expect-arg.proftextclang.src/test/Profile/Inputs/misexpect-branch-nonconst-expect-arg.proftext
The file was removed/cfe/trunk/test/Profile/Inputs/misexpect-branch.proftextclang.src/test/Profile/Inputs/misexpect-branch.proftext
The file was removed/cfe/trunk/test/Profile/Inputs/misexpect-switch-default-only.proftextclang.src/test/Profile/Inputs/misexpect-switch-default-only.proftext
The file was removed/cfe/trunk/test/Profile/Inputs/misexpect-switch-default.proftextclang.src/test/Profile/Inputs/misexpect-switch-default.proftext
The file was removed/cfe/trunk/test/Profile/Inputs/misexpect-switch-nonconst.proftextclang.src/test/Profile/Inputs/misexpect-switch-nonconst.proftext
The file was removed/cfe/trunk/test/Profile/Inputs/misexpect-switch.proftextclang.src/test/Profile/Inputs/misexpect-switch.proftext
The file was removed/cfe/trunk/test/Profile/misexpect-branch-cold.cclang.src/test/Profile/misexpect-branch-cold.c
The file was removed/cfe/trunk/test/Profile/misexpect-branch-nonconst-expected-val.cclang.src/test/Profile/misexpect-branch-nonconst-expected-val.c
The file was removed/cfe/trunk/test/Profile/misexpect-branch-unpredictable.cclang.src/test/Profile/misexpect-branch-unpredictable.c
The file was removed/cfe/trunk/test/Profile/misexpect-branch.cclang.src/test/Profile/misexpect-branch.c
The file was removed/cfe/trunk/test/Profile/misexpect-switch-default.cclang.src/test/Profile/misexpect-switch-default.c
The file was removed/cfe/trunk/test/Profile/misexpect-switch-nonconst.cclang.src/test/Profile/misexpect-switch-nonconst.c
The file was removed/cfe/trunk/test/Profile/misexpect-switch-only-default-case.cclang.src/test/Profile/misexpect-switch-only-default-case.c
The file was removed/cfe/trunk/test/Profile/misexpect-switch.cclang.src/test/Profile/misexpect-switch.c
The file was removed/compiler-rt/trunk/lib/profile/xxhash.ccompiler-rt.src/lib/profile/xxhash.c
The file was removed/compiler-rt/trunk/lib/profile/xxhash.hcompiler-rt.src/lib/profile/xxhash.h
The file was modified/llvm/trunk/include/llvm/IR/DiagnosticInfo.h (diff)llvm.src/include/llvm/IR/DiagnosticInfo.h
The file was modified/llvm/trunk/include/llvm/IR/FixedMetadataKinds.def (diff)llvm.src/include/llvm/IR/FixedMetadataKinds.def
The file was modified/llvm/trunk/include/llvm/IR/MDBuilder.h (diff)llvm.src/include/llvm/IR/MDBuilder.h
The file was removed/llvm/trunk/include/llvm/Transforms/Utils/MisExpect.hllvm.src/include/llvm/Transforms/Utils/MisExpect.h
The file was modified/llvm/trunk/lib/IR/DiagnosticInfo.cpp (diff)llvm.src/lib/IR/DiagnosticInfo.cpp
The file was modified/llvm/trunk/lib/IR/MDBuilder.cpp (diff)llvm.src/lib/IR/MDBuilder.cpp
The file was modified/llvm/trunk/lib/Transforms/IPO/SampleProfile.cpp (diff)llvm.src/lib/Transforms/IPO/SampleProfile.cpp
The file was modified/llvm/trunk/lib/Transforms/Instrumentation/PGOInstrumentation.cpp (diff)llvm.src/lib/Transforms/Instrumentation/PGOInstrumentation.cpp
The file was modified/llvm/trunk/lib/Transforms/Scalar/LowerExpectIntrinsic.cpp (diff)llvm.src/lib/Transforms/Scalar/LowerExpectIntrinsic.cpp
The file was modified/llvm/trunk/lib/Transforms/Utils/CMakeLists.txt (diff)llvm.src/lib/Transforms/Utils/CMakeLists.txt
The file was removed/llvm/trunk/lib/Transforms/Utils/MisExpect.cppllvm.src/lib/Transforms/Utils/MisExpect.cpp
The file was modified/llvm/trunk/test/ThinLTO/X86/lazyload_metadata.ll (diff)llvm.src/test/ThinLTO/X86/lazyload_metadata.ll
The file was modified/llvm/trunk/test/Transforms/LowerExpectIntrinsic/basic.ll (diff)llvm.src/test/Transforms/LowerExpectIntrinsic/basic.ll
The file was removed/llvm/trunk/test/Transforms/PGOProfile/Inputs/misexpect-branch-correct.proftextllvm.src/test/Transforms/PGOProfile/Inputs/misexpect-branch-correct.proftext
The file was removed/llvm/trunk/test/Transforms/PGOProfile/Inputs/misexpect-branch.proftextllvm.src/test/Transforms/PGOProfile/Inputs/misexpect-branch.proftext
The file was removed/llvm/trunk/test/Transforms/PGOProfile/Inputs/misexpect-switch-correct.proftextllvm.src/test/Transforms/PGOProfile/Inputs/misexpect-switch-correct.proftext
The file was removed/llvm/trunk/test/Transforms/PGOProfile/Inputs/misexpect-switch.proftextllvm.src/test/Transforms/PGOProfile/Inputs/misexpect-switch.proftext
The file was removed/llvm/trunk/test/Transforms/PGOProfile/misexpect-branch-correct.llllvm.src/test/Transforms/PGOProfile/misexpect-branch-correct.ll
The file was removed/llvm/trunk/test/Transforms/PGOProfile/misexpect-branch-stripped.llllvm.src/test/Transforms/PGOProfile/misexpect-branch-stripped.ll
The file was removed/llvm/trunk/test/Transforms/PGOProfile/misexpect-branch-unpredictable.llllvm.src/test/Transforms/PGOProfile/misexpect-branch-unpredictable.ll
The file was removed/llvm/trunk/test/Transforms/PGOProfile/misexpect-branch.llllvm.src/test/Transforms/PGOProfile/misexpect-branch.ll
The file was removed/llvm/trunk/test/Transforms/PGOProfile/misexpect-switch-default.llllvm.src/test/Transforms/PGOProfile/misexpect-switch-default.ll
The file was removed/llvm/trunk/test/Transforms/PGOProfile/misexpect-switch.llllvm.src/test/Transforms/PGOProfile/misexpect-switch.ll
Revision 371597 by dnsampaio:
[ARM] Take into account -mcpu and -mfpu options while handling 'crypto' feature

Submittin in behalf of krisb (Kristina Bessonova) <ch.bessonova@gmail.com>

Summary:
'+crypto' means '+aes' and '+sha2' for arch >= ARMv8 when they were
not disabled explicitly. But this is correctly handled only in case of
'-march' option, though the feature may also be specified through
the '-mcpu' or '-mfpu' options. In the following example:

  $ clang -mcpu=cortex-a57 -mfpu=crypto-neon-fp-armv8

'aes' and 'sha2' are disabled that is quite unexpected:

  $ clang -cc1 -triple armv8--- -target-cpu cortex-a57
    <...> -target-feature -sha2 -target-feature -aes -target-feature +crypto

This exposed by https://reviews.llvm.org/D63936 that makes
the 'aes' and 'sha2' features disabled by default.

So, while handling the 'crypto' feature we need to take into account:
  - a CPU name, as it provides the information about architecture
    (if no '-march' option specified),
  - features, specified by the '-mcpu' and '-mfpu' options.

Reviewers: SjoerdMeijer, ostannard, labrinea, dnsampaio

Reviewed By: dnsampaio

Subscribers: ikudrin, javed.absar, kristof.beyls, cfe-commits

Tags: #clang

Differential Revision: https://reviews.llvm.org/D66018

Author: krisb
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/include/clang/Basic/DiagnosticDriverKinds.td (diff)clang.src/include/clang/Basic/DiagnosticDriverKinds.td
The file was modified/cfe/trunk/lib/Driver/ToolChains/Arch/ARM.cpp (diff)clang.src/lib/Driver/ToolChains/Arch/ARM.cpp
The file was modified/cfe/trunk/test/Driver/arm-features.c (diff)clang.src/test/Driver/arm-features.c
Revision 371595 by fhahn:
[LoopInterchange] Properly move condition, induction increment and ops to latch.

Currently we only rely on the induction increment to come before the
condition to ensure the required instructions get moved to the new
latch.

This patch duplicates and moves the required instructions to the
newly created latch. We move the condition to the end of the new block,
then process its operands. We stop at operands that are defined
outside the loop, or are the induction PHI.

We duplicate the instructions and update the uses in the moved
instructions, to ensure other users remain intact. See the added
test2 for such an example.

Reviewers: efriedma, mcrosier

Reviewed By: efriedma

Differential Revision: https://reviews.llvm.org/D67367
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Transforms/Scalar/LoopInterchange.cpp (diff)llvm.src/lib/Transforms/Scalar/LoopInterchange.cpp
The file was modified/llvm/trunk/test/Transforms/LoopInterchange/interchangeable.ll (diff)llvm.src/test/Transforms/LoopInterchange/interchangeable.ll
The file was modified/llvm/trunk/test/Transforms/LoopInterchange/perserve-lcssa.ll (diff)llvm.src/test/Transforms/LoopInterchange/perserve-lcssa.ll
The file was modified/llvm/trunk/test/Transforms/LoopInterchange/phi-ordering.ll (diff)llvm.src/test/Transforms/LoopInterchange/phi-ordering.ll
The file was added/llvm/trunk/test/Transforms/LoopInterchange/pr43176-move-to-new-latch.llllvm.src/test/Transforms/LoopInterchange/pr43176-move-to-new-latch.ll
The file was modified/llvm/trunk/test/Transforms/LoopInterchange/reductions-across-inner-and-outer-loop.ll (diff)llvm.src/test/Transforms/LoopInterchange/reductions-across-inner-and-outer-loop.ll
Revision 371594 by sam_parker:
[NFC][ARM] Add and modify tests

Add test for ParallelDSP.
Change TypePath in RepositoryPath in Workspace
The file was added/llvm/trunk/test/CodeGen/ARM/ParallelDSP/complex_dot_prod.llllvm.src/test/CodeGen/ARM/ParallelDSP/complex_dot_prod.ll
The file was modified/llvm/trunk/test/CodeGen/ARM/ParallelDSP/unroll-n-jam-smlad.ll (diff)llvm.src/test/CodeGen/ARM/ParallelDSP/unroll-n-jam-smlad.ll
Revision 371593 by maskray:
[LTO] Avoid calling GlobalValue::getGUID (MD5) twice
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/LTO/LTO.cpp (diff)llvm.src/lib/LTO/LTO.cpp
Revision 371592 by tpr:
[TLI][AMDGPU] AMDPAL does not have library functions

Configure TLI to say that r600/amdgpu does not have any library
functions, such that InstCombine does not do anything like turn sin/cos
into the library function @tan with sufficient fast math flags.

Differential Revision: https://reviews.llvm.org/D67406

Change-Id: I02f907d3e64832117ea9800e9f9285282856e5df
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Analysis/TargetLibraryInfo.cpp (diff)llvm.src/lib/Analysis/TargetLibraryInfo.cpp
The file was added/llvm/trunk/test/Transforms/InstCombine/AMDGPU/tan.llllvm.src/test/Transforms/InstCombine/AMDGPU/tan.ll
Revision 371591 by maskray:
[llvm-objcopy] Simplify --prefix-alloc-sections

Handle --prefix-alloc-sections after --rename-sections so that --prefix-alloc-sections code
does not have to check if renaming has been performed.

Reviewed By: jhenderson

Differential Revision: https://reviews.llvm.org/D66931
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/tools/llvm-objcopy/ELF/ELFObjcopy.cpp (diff)llvm.src/tools/llvm-objcopy/ELF/ELFObjcopy.cpp
Revision 371590 by uenoku:
[Attributor] Implement "noalias" callsite argument deduction

Summary: Now, `nocapture` is deduced in Attributor therefore, this patch introduces deduction for `noalias` callsite argument using `nocapture`.

Reviewers: jdoerfert, sstefan1

Reviewed By: jdoerfert

Subscribers: lebedev.ri, hiraditya, llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D67286
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Transforms/IPO/Attributor.cpp (diff)llvm.src/lib/Transforms/IPO/Attributor.cpp
The file was modified/llvm/trunk/test/Transforms/FunctionAttrs/noalias_returned.ll (diff)llvm.src/test/Transforms/FunctionAttrs/noalias_returned.ll
Revision 371589 by uenoku:
[Attributor][Fix] Manifest nocapture only in CSArgument or Argument

Summary:
We can query to Attributor whether the value is captured in the scope or not on the following way:

```
    const auto & NoCapAA = A.getAAFor<AANoCapture>(*this, IRPosition::value(V));
```
And if V is CallSiteReturned then `getDeducedAttribute` will add `nocatpure` to the callsite returned value. It is not valid.
This patch checks the position is an argument or call site argument.

This is tested in D67286.

Reviewers: jdoerfert, sstefan1

Reviewed By: jdoerfert

Subscribers: hiraditya, llvm-commits

Tags: #llvm

Differential Revision: https://reviews.llvm.org/D67342
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Transforms/IPO/Attributor.cpp (diff)llvm.src/lib/Transforms/IPO/Attributor.cpp
Revision 371587 by avl:
[Debuginfo][Instcombiner] Do not clone dbg.declare.

TryToSinkInstruction() has a bug: While updating debug info for
sunk instruction, it could clone dbg.declare intrinsic.
That is wrong. There could be only one dbg.declare.
The fix is to not clone dbg.declare intrinsic and to update
it`s arguments, to not to point to sunk instruction.

Differential Revision: https://reviews.llvm.org/D67217
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/lib/Transforms/InstCombine/InstructionCombining.cpp (diff)llvm.src/lib/Transforms/InstCombine/InstructionCombining.cpp
The file was added/llvm/trunk/test/Transforms/InstCombine/do-not-clone-dbg-declare.llllvm.src/test/Transforms/InstCombine/do-not-clone-dbg-declare.ll
Revision 371586 by maskray:
[CodeGen] Add alias for cpu_dispatch function with IFunc & Fix resolver linkage type

Multi-versioned functions defined by cpu_dispatch and implemented with IFunc
can not be called outside the translation units where they are defined due to
lack of symbols. This patch add function aliases for these functions and thus
make them visible outside.

Differential Revision: https://reviews.llvm.org/D67058
Patch by Senran Zhang
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/lib/CodeGen/CodeGenModule.cpp (diff)clang.src/lib/CodeGen/CodeGenModule.cpp
The file was modified/cfe/trunk/test/CodeGen/attr-cpuspecific.c (diff)clang.src/test/CodeGen/attr-cpuspecific.c
The file was modified/cfe/trunk/test/CodeGen/attr-target-mv-func-ptrs.c (diff)clang.src/test/CodeGen/attr-target-mv-func-ptrs.c
The file was modified/cfe/trunk/test/CodeGen/attr-target-mv-va-args.c (diff)clang.src/test/CodeGen/attr-target-mv-va-args.c
The file was modified/cfe/trunk/test/CodeGen/attr-target-mv.c (diff)clang.src/test/CodeGen/attr-target-mv.c
The file was modified/cfe/trunk/test/CodeGenCXX/attr-cpuspecific.cpp (diff)clang.src/test/CodeGenCXX/attr-cpuspecific.cpp
The file was modified/cfe/trunk/test/CodeGenCXX/attr-target-mv-diff-ns.cpp (diff)clang.src/test/CodeGenCXX/attr-target-mv-diff-ns.cpp
The file was modified/cfe/trunk/test/CodeGenCXX/attr-target-mv-inalloca.cpp (diff)clang.src/test/CodeGenCXX/attr-target-mv-inalloca.cpp
The file was modified/cfe/trunk/test/CodeGenCXX/attr-target-mv-member-funcs.cpp (diff)clang.src/test/CodeGenCXX/attr-target-mv-member-funcs.cpp
The file was modified/cfe/trunk/test/CodeGenCXX/attr-target-mv-modules.cpp (diff)clang.src/test/CodeGenCXX/attr-target-mv-modules.cpp
The file was modified/cfe/trunk/test/CodeGenCXX/attr-target-mv-out-of-line-defs.cpp (diff)clang.src/test/CodeGenCXX/attr-target-mv-out-of-line-defs.cpp
The file was modified/cfe/trunk/test/CodeGenCXX/attr-target-mv-overloads.cpp (diff)clang.src/test/CodeGenCXX/attr-target-mv-overloads.cpp
Revision 371585 by maskray:
[llvm-nm] Fix -DBUILD_SHARED_LIBS=ON builds after D66160/r371576
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/tools/llvm-nm/CMakeLists.txt (diff)llvm.src/tools/llvm-nm/CMakeLists.txt
Revision 371584 by phosek:
clang-misexpect: Profile Guided Validation of Performance Annotations in LLVM

This patch contains the basic functionality for reporting potentially
incorrect usage of __builtin_expect() by comparing the developer's
annotation against a collected PGO profile. A more detailed proposal and
discussion appears on the CFE-dev mailing list
(http://lists.llvm.org/pipermail/cfe-dev/2019-July/062971.html) and a
prototype of the initial frontend changes appear here in D65300

We revised the work in D65300 by moving the misexpect check into the
LLVM backend, and adding support for IR and sampling based profiles, in
addition to frontend instrumentation.

We add new misexpect metadata tags to those instructions directly
influenced by the llvm.expect intrinsic (branch, switch, and select)
when lowering the intrinsics. The misexpect metadata contains
information about the expected target of the intrinsic so that we can
check against the correct PGO counter when emitting diagnostics, and the
compiler's values for the LikelyBranchWeight and UnlikelyBranchWeight.
We use these branch weight values to determine when to emit the
diagnostic to the user.

A future patch should address the comment at the top of
LowerExpectIntrisic.cpp to hoist the LikelyBranchWeight and
UnlikelyBranchWeight values into a shared space that can be accessed
outside of the LowerExpectIntrinsic pass. Once that is done, the
misexpect metadata can be updated to be smaller.

In the long term, it is possible to reconstruct portions of the
misexpect metadata from the existing profile data. However, we have
avoided this to keep the code simple, and because some kind of metadata
tag will be required to identify which branch/switch/select instructions
are influenced by the use of llvm.expect

Patch By: paulkirth
Differential Revision: https://reviews.llvm.org/D66324
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/include/clang/Basic/DiagnosticFrontendKinds.td (diff)clang.src/include/clang/Basic/DiagnosticFrontendKinds.td
The file was modified/cfe/trunk/include/clang/Basic/DiagnosticGroups.td (diff)clang.src/include/clang/Basic/DiagnosticGroups.td
The file was modified/cfe/trunk/lib/CodeGen/CodeGenAction.cpp (diff)clang.src/lib/CodeGen/CodeGenAction.cpp
The file was modified/cfe/trunk/lib/Frontend/CompilerInvocation.cpp (diff)clang.src/lib/Frontend/CompilerInvocation.cpp
The file was added/cfe/trunk/test/Profile/Inputs/misexpect-branch-nonconst-expect-arg.proftextclang.src/test/Profile/Inputs/misexpect-branch-nonconst-expect-arg.proftext
The file was added/cfe/trunk/test/Profile/Inputs/misexpect-branch.proftextclang.src/test/Profile/Inputs/misexpect-branch.proftext
The file was added/cfe/trunk/test/Profile/Inputs/misexpect-switch-default-only.proftextclang.src/test/Profile/Inputs/misexpect-switch-default-only.proftext
The file was added/cfe/trunk/test/Profile/Inputs/misexpect-switch-default.proftextclang.src/test/Profile/Inputs/misexpect-switch-default.proftext
The file was added/cfe/trunk/test/Profile/Inputs/misexpect-switch-nonconst.proftextclang.src/test/Profile/Inputs/misexpect-switch-nonconst.proftext
The file was added/cfe/trunk/test/Profile/Inputs/misexpect-switch.proftextclang.src/test/Profile/Inputs/misexpect-switch.proftext
The file was added/cfe/trunk/test/Profile/misexpect-branch-cold.cclang.src/test/Profile/misexpect-branch-cold.c
The file was added/cfe/trunk/test/Profile/misexpect-branch-nonconst-expected-val.cclang.src/test/Profile/misexpect-branch-nonconst-expected-val.c
The file was added/cfe/trunk/test/Profile/misexpect-branch-unpredictable.cclang.src/test/Profile/misexpect-branch-unpredictable.c
The file was added/cfe/trunk/test/Profile/misexpect-branch.cclang.src/test/Profile/misexpect-branch.c
The file was added/cfe/trunk/test/Profile/misexpect-switch-default.cclang.src/test/Profile/misexpect-switch-default.c
The file was added/cfe/trunk/test/Profile/misexpect-switch-nonconst.cclang.src/test/Profile/misexpect-switch-nonconst.c
The file was added/cfe/trunk/test/Profile/misexpect-switch-only-default-case.cclang.src/test/Profile/misexpect-switch-only-default-case.c
The file was added/cfe/trunk/test/Profile/misexpect-switch.cclang.src/test/Profile/misexpect-switch.c
The file was added/compiler-rt/trunk/lib/profile/xxhash.ccompiler-rt.src/lib/profile/xxhash.c
The file was added/compiler-rt/trunk/lib/profile/xxhash.hcompiler-rt.src/lib/profile/xxhash.h
The file was modified/llvm/trunk/include/llvm/IR/DiagnosticInfo.h (diff)llvm.src/include/llvm/IR/DiagnosticInfo.h
The file was modified/llvm/trunk/include/llvm/IR/FixedMetadataKinds.def (diff)llvm.src/include/llvm/IR/FixedMetadataKinds.def
The file was modified/llvm/trunk/include/llvm/IR/MDBuilder.h (diff)llvm.src/include/llvm/IR/MDBuilder.h
The file was added/llvm/trunk/include/llvm/Transforms/Utils/MisExpect.hllvm.src/include/llvm/Transforms/Utils/MisExpect.h
The file was modified/llvm/trunk/lib/IR/DiagnosticInfo.cpp (diff)llvm.src/lib/IR/DiagnosticInfo.cpp
The file was modified/llvm/trunk/lib/IR/MDBuilder.cpp (diff)llvm.src/lib/IR/MDBuilder.cpp
The file was modified/llvm/trunk/lib/Transforms/IPO/SampleProfile.cpp (diff)llvm.src/lib/Transforms/IPO/SampleProfile.cpp
The file was modified/llvm/trunk/lib/Transforms/Instrumentation/PGOInstrumentation.cpp (diff)llvm.src/lib/Transforms/Instrumentation/PGOInstrumentation.cpp
The file was modified/llvm/trunk/lib/Transforms/Scalar/LowerExpectIntrinsic.cpp (diff)llvm.src/lib/Transforms/Scalar/LowerExpectIntrinsic.cpp
The file was modified/llvm/trunk/lib/Transforms/Utils/CMakeLists.txt (diff)llvm.src/lib/Transforms/Utils/CMakeLists.txt
The file was added/llvm/trunk/lib/Transforms/Utils/MisExpect.cppllvm.src/lib/Transforms/Utils/MisExpect.cpp
The file was modified/llvm/trunk/test/ThinLTO/X86/lazyload_metadata.ll (diff)llvm.src/test/ThinLTO/X86/lazyload_metadata.ll
The file was modified/llvm/trunk/test/Transforms/LowerExpectIntrinsic/basic.ll (diff)llvm.src/test/Transforms/LowerExpectIntrinsic/basic.ll
The file was added/llvm/trunk/test/Transforms/PGOProfile/Inputs/misexpect-branch-correct.proftextllvm.src/test/Transforms/PGOProfile/Inputs/misexpect-branch-correct.proftext
The file was added/llvm/trunk/test/Transforms/PGOProfile/Inputs/misexpect-branch.proftextllvm.src/test/Transforms/PGOProfile/Inputs/misexpect-branch.proftext
The file was added/llvm/trunk/test/Transforms/PGOProfile/Inputs/misexpect-switch-correct.proftextllvm.src/test/Transforms/PGOProfile/Inputs/misexpect-switch-correct.proftext
The file was added/llvm/trunk/test/Transforms/PGOProfile/Inputs/misexpect-switch.proftextllvm.src/test/Transforms/PGOProfile/Inputs/misexpect-switch.proftext
The file was added/llvm/trunk/test/Transforms/PGOProfile/misexpect-branch-correct.llllvm.src/test/Transforms/PGOProfile/misexpect-branch-correct.ll
The file was added/llvm/trunk/test/Transforms/PGOProfile/misexpect-branch-stripped.llllvm.src/test/Transforms/PGOProfile/misexpect-branch-stripped.ll
The file was added/llvm/trunk/test/Transforms/PGOProfile/misexpect-branch-unpredictable.llllvm.src/test/Transforms/PGOProfile/misexpect-branch-unpredictable.ll
The file was added/llvm/trunk/test/Transforms/PGOProfile/misexpect-branch.llllvm.src/test/Transforms/PGOProfile/misexpect-branch.ll
The file was added/llvm/trunk/test/Transforms/PGOProfile/misexpect-switch-default.llllvm.src/test/Transforms/PGOProfile/misexpect-switch-default.ll
The file was added/llvm/trunk/test/Transforms/PGOProfile/misexpect-switch.llllvm.src/test/Transforms/PGOProfile/misexpect-switch.ll
Revision 371581 by rnk:
Emit -Wmicrosoft-enum-value warning instead of error in MS ABI

Summary:
The first NFC change is to replace a getCXXABI().isMicrosoft() check
with getTriple().isWindowsMSVCEnvironment(). This code takes effect in
non-C++ compilations, so it doesn't make sense to check the C++ ABI. In
the MS ABI, enums are always considered to be "complete" because the
underlying type of an unfixed enum will always be 'int'. This behavior
was moved from -fms-compatibility to MS ABI back in r249656.

The second change is functional, and it downgrades an error to a warning
when the MS ABI is used rather than only under -fms-compatibility. The
reasoning is that it's unreasonable for the following code to reject the
following code for all MS ABI targets with -fno-ms-compatibility:
  enum Foo { Foo_Val = 0xDEADBEEF };
This is valid code for any other target, but in the MS ABI, Foo_Val just
happens to be negative. With this change, clang emits a
-Wmicrosoft-enum-value warning on this code, but compiles it without
error.

Fixes PR38478

Reviewers: hans, rsmith, STL_MSFT

Subscribers: cfe-commits

Tags: #clang

Differential Revision: https://reviews.llvm.org/D67304
Change TypePath in RepositoryPath in Workspace
The file was modified/cfe/trunk/lib/Sema/SemaDecl.cpp (diff)clang.src/lib/Sema/SemaDecl.cpp
The file was modified/cfe/trunk/test/Sema/MicrosoftCompatibility.c (diff)clang.src/test/Sema/MicrosoftCompatibility.c
Revision 371580 by dblaikie:
Revert "llvm-reduce: Add pass to reduce parameters"

Looks to be failing on asan buildbots

This reverts commit r371567.
Change TypePath in RepositoryPath in Workspace
The file was removed/llvm/trunk/test/Reduce/Inputs/remove-args.pyllvm.src/test/Reduce/Inputs/remove-args.py
The file was removed/llvm/trunk/test/Reduce/remove-args.llllvm.src/test/Reduce/remove-args.ll
The file was modified/llvm/trunk/tools/llvm-reduce/CMakeLists.txt (diff)llvm.src/tools/llvm-reduce/CMakeLists.txt
The file was modified/llvm/trunk/tools/llvm-reduce/DeltaManager.h (diff)llvm.src/tools/llvm-reduce/DeltaManager.h
The file was removed/llvm/trunk/tools/llvm-reduce/deltas/ReduceArguments.cppllvm.src/tools/llvm-reduce/deltas/ReduceArguments.cpp
The file was removed/llvm/trunk/tools/llvm-reduce/deltas/ReduceArguments.hllvm.src/tools/llvm-reduce/deltas/ReduceArguments.h
Revision 371579 by phosek:
Revert "Adding support for overriding LLVM_ENABLE_RUNTIMES for runtimes builds."

This reverts commit r371566: this doesn't correctly handle the case
where LLVM_ENABLE_RUNTIMES contains a list of values.
Change TypePath in RepositoryPath in Workspace
The file was modified/llvm/trunk/runtimes/CMakeLists.txt (diff)llvm.src/runtimes/CMakeLists.txt