Changes
Summary
- [TargetLowering][X86] Teach SimplifyDemandedVectorElts to replace the base vector of INSERT_SUBVECTOR with undef if none of the elements are demanded even if the node has other users. Summary: The SimplifyDemandedVectorElts function can replace with undef when no elements are demanded, but due to how it interacts with TargetLoweringOpts, it can only do this when the node has no other users. Remove a now unneeded DAG combine from the X86 backend. Reviewers: RKSimon, spatel Reviewed By: RKSimon Subscribers: hiraditya, llvm-commits Tags: #llvm Differential Revision: https://reviews.llvm.org/D65713
- Regenerate test for an upcoming patch. I managed to use the update_llc_test_checks script for this, but had to set -asm-verbose=true and then manually tweak the result (PR42882)
- [UpdateTestChecks] Add end_function directive to regex matcher for wasm32 function body
Change Type | Path in Repository | Path in Workspace |
---|---|---|
![]() | /llvm/trunk/lib/CodeGen/SelectionDAG/TargetLowering.cpp | llvm.src/lib/CodeGen/SelectionDAG/TargetLowering.cpp |
![]() | /llvm/trunk/lib/Target/X86/X86ISelLowering.cpp | llvm.src/lib/Target/X86/X86ISelLowering.cpp |
![]() | /llvm/trunk/test/CodeGen/X86/masked_expandload.ll | llvm.src/test/CodeGen/X86/masked_expandload.ll |
![]() | /llvm/trunk/test/CodeGen/X86/x86-interleaved-access.ll | llvm.src/test/CodeGen/X86/x86-interleaved-access.ll |
Change Type | Path in Repository | Path in Workspace |
![]() | /llvm/trunk/test/CodeGen/WebAssembly/simd-extended-extract.ll | llvm.src/test/CodeGen/WebAssembly/simd-extended-extract.ll |
Change Type | Path in Repository | Path in Workspace |
![]() | /llvm/trunk/utils/UpdateTestChecks/asm.py | llvm.src/utils/UpdateTestChecks/asm.py |