FailedChanges

Summary

  1. [libc++] Fix concepts tests with GCC (details)
  2. [unroll] Use value domain for symbolic execution based cost model (details)
  3. [mlir][openacc] Translate UpdateOp to LLVM IR (details)
  4. [libc++][NFC] Move format_error to its own header. (details)
  5. [gn build] Port 16342e39947b (details)
  6. [libc++][NFC] Move basic_format_parse_context to its own header. (details)
  7. [mlir] Add `distributionTypes` to LinalgTilingOptions. (details)
  8. [libc++][format] Adds availability macros for std::format. (details)
  9. [gn build] Port de9df3f5b952 (details)
  10. [libomptarget][nfc][amdgpu] Remove atmi_status_t type (details)
  11. [AMDGPU][NFC] Remove non-existing function header (details)
  12. [RISCV] Enable cross basic block aware vsetvli insertion (details)
  13. [lldb] Remove cache in get_demangled_name_without_arguments (details)
  14. [libunwind] Inform ASan that resumption is noreturn (details)
  15. [lldb] add LLDB_SKIP_DSYM option (details)
  16. [DebugInfo] Limit the number of values that may be referenced by a dbg.value (details)
  17. [SLP]Fix vectorization of insertelements with multiple uses. (details)
  18. [scudo] Get rid of initLinkerInitialized (details)
  19. [RISCV] Don't propagate VL/VTYPE across inline assembly in the Insert VSETVLI pass. (details)
  20. [RISCV] Remove --riscv-no-aliases from RVV tests (details)
  21. [Scudo] Make -fsanitize=scudo use standalone. Migrate tests. (details)
  22. [SCEV] Extract out a helper for computing trip multiples (details)
  23. [RISCV] Optimize SEW=64 shifts by splat on RV32. (details)
  24. [SCEV] Add a utility for converting from "exit count" to "trip count" (details)
  25. [llvm-mc] Add -M to replace -riscv-no-aliases and -riscv-arch-reg-names (details)
  26. Revert "[Scudo] Make -fsanitize=scudo use standalone. Migrate tests." (details)
  27. [mlir] Make StripDebugInfo strip out block arguments locs (details)
  28. [SCEV] Generalize getSmallConstantTripCount(L) for multiple exit loops (details)
  29. [libomptarget][nfc][amdgpu] Refactor uses of KernelInfoTable (details)
  30. [AMDGPU][MC][GFX90A] Corrected DS_GWS opcodes (details)
  31. [AMDGPU] Fix kernel LDS lowering for constants (details)
  32. [SimplifyCFG] Use make_early_inc_range() while deleting instructions (details)
  33. [WebAssembly] Add TargetInstrInfo::getCalleeOperand (details)
  34. [SCEV] Compute trip multiple for multiple exit loops (details)
  35. [NFC][X86][Costmodel] Add some more interleaved load/store test with i16 element type (details)
  36. [NFC][Codegen][X86] Add a few more interleaved load/store patterns w/ i16 element type (details)
  37. [libomptarget][nfc][amdgpu] Factor out setting upper bounds (details)
  38. [pstl] Fix -Wundef errors in the test suite (details)
  39. [DebugInstrRef][1/3] Track PHI values through register allocation (details)
  40. [CostModel][AArch64] Add floating point arithmetic tests. NFC. (details)
  41. [pstl] Workaround more errors in the test suite (details)
  42. [libc++] Add a job testing on GCC 11 (details)
  43. Update documentation for InlineModel features. (details)
  44. [RISCV][NFC] Fix some whitespace nits in MC test RUN lines (details)
  45. [RISCV] Use X0 as destination of inserted vsetvli when possible. (details)
  46. [llvm-readobj] Optimize printing stack sizes to linear time. (details)
  47. Refactor mutation strategies into a standalone library (details)
  48. [libcxx][docs] Take mutex for common_iterator, common_view, and empty_view. (details)
  49. [AArch64] Support llvm-mc/llvm-objdump -M no-aliases (details)
  50. [flang][docs] Initial documentation for the Fortran LLVM Test Suite. (details)
  51. [libcxx][nfc] Fix the ASAN bots: update expected.pass.cpp. (details)
Commit 31191e15b6e362bcbd83353344bbb102f822762d by Louis Dionne
[libc++] Fix concepts tests with GCC
The file was addedlibcxx/test/std/concepts/concepts.callable/concept.regularinvocable/regular_invocable.compile.pass.cpp
The file was modifiedlibcxx/test/std/concepts/concepts.callable/concept.invocable/invocable.compile.pass.cpp
The file was removedlibcxx/test/std/concepts/concepts.callable/concept.regularinvocable/regular_invocable.pass.cpp
Commit 9cc2181ec3885b5b505849448955659b3c6299d5 by listmail
[unroll] Use value domain for symbolic execution based cost model

The current full unroll cost model does a symbolic evaluation of the loop up to a fixed limit. That symbolic evaluation currently simplifies to constants, but we can generalize to arbitrary Values using the InstructionSimplify infrastructure at very low cost.

By itself, this enables some simplifications, but it's mainly useful when combined with the branch simplification over in D102928.

Differential Revision: https://reviews.llvm.org/D102934
The file was modifiedllvm/unittests/Analysis/UnrollAnalyzerTest.cpp
The file was modifiedllvm/lib/Analysis/LoopUnrollAnalyzer.cpp
The file was modifiedllvm/include/llvm/Analysis/LoopUnrollAnalyzer.h
The file was modifiedllvm/lib/Transforms/Scalar/LoopUnrollPass.cpp
The file was modifiedllvm/test/Transforms/LoopUnroll/unroll-cost-symbolic-execute.ll
Commit 1005ef445dbf71e70966856e9a78aa9322125f37 by clementval
[mlir][openacc] Translate UpdateOp to LLVM IR

Add translation to LLVM IR for the UpdateOp with host and device operands.
Translation is done with call using the runtime. This is done in a similar way as
D101504 and D102381.

Reviewed By: ftynse

Differential Revision: https://reviews.llvm.org/D102382
The file was modifiedmlir/lib/Target/LLVMIR/Dialect/OpenACC/OpenACCToLLVMIRTranslation.cpp
The file was modifiedmlir/test/Target/LLVMIR/openacc-llvm.mlir
Commit 16342e39947bca83b25c251a65c7ea86a244a092 by koraq
[libc++][NFC] Move format_error to its own header.

Reviewed By: #libc, ldionne

Differential Revision: https://reviews.llvm.org/D101723
The file was modifiedlibcxx/include/format
The file was modifiedlibcxx/include/CMakeLists.txt
The file was addedlibcxx/include/__format/format_error.h
Commit deb6a0f94a24301a015d88a943d1acb429024f72 by llvmgnsyncbot
[gn build] Port 16342e39947b
The file was modifiedllvm/utils/gn/secondary/libcxx/include/BUILD.gn
Commit de9df3f5b952f66d6b80f9e4d957eb82f3021d71 by koraq
[libc++][NFC] Move basic_format_parse_context to its own header.

This is a preparation to split the format header in smaller parts for the
upcoming patches.

Depends on D101723

Reviewed By: #libc, ldionne

Differential Revision: https://reviews.llvm.org/D102703
The file was addedlibcxx/include/__format/format_parse_context.h
The file was modifiedlibcxx/include/CMakeLists.txt
The file was modifiedlibcxx/include/format
Commit 74a89cba8ced90520f129083bd3c97cfce717bbc by pifon
[mlir] Add `distributionTypes` to LinalgTilingOptions.

Differential Revision: https://reviews.llvm.org/D103161
The file was modifiedmlir/test/Dialect/Linalg/tile-tensors.mlir
The file was modifiedmlir/lib/Dialect/Linalg/Transforms/Tiling.cpp
The file was modifiedmlir/include/mlir/Dialect/Linalg/Passes.h
The file was modifiedmlir/lib/Dialect/Linalg/Utils/Utils.cpp
The file was modifiedmlir/include/mlir/Dialect/Linalg/IR/LinalgOps.td
The file was modifiedmlir/include/mlir/Dialect/Linalg/Passes.td
The file was modifiedmlir/include/mlir/Dialect/Linalg/Transforms/Transforms.h
The file was modifiedmlir/include/mlir/Dialect/Linalg/Utils/Utils.h
Commit 963495f0d4b5a0707f82b6c6454f42f3aa52da9b by koraq
[libc++][format] Adds availability macros for std::format.

This prevents std::format to be available until there's an ABI stable
version. (This only impacts the Apple platform.)

Depends on D102703

Reviewed By: ldionne, #libc

Differential Revision: https://reviews.llvm.org/D102705
The file was modifiedlibcxx/include/__format/format_parse_context.h
The file was modifiedlibcxx/include/version
The file was modifiedlibcxx/utils/generate_feature_test_macro_components.py
The file was modifiedlibcxx/include/__availability
Commit e47311d88899088379ee25176c3246265d5322eb by llvmgnsyncbot
[gn build] Port de9df3f5b952
The file was modifiedllvm/utils/gn/secondary/libcxx/include/BUILD.gn
Commit 07f59baad634de8be91a266acf33465663b9d5f7 by jonathanchesterfield
[libomptarget][nfc][amdgpu] Remove atmi_status_t type

ATMI_STATUS_UNKNOWN was unused, deleted references to it.
Replaced ATMI_STATUS_{SUCCESS,ERROR} with HSA_STATUS_{SUCCESS,ERROR}
Replaced atmi_status_t with hsa_status_t

Otherwise no change. In particular, conversions between atmi_status_t and
hsa_status_t will now be conversions between hsa_status_t and itself.

Reviewed By: pdhaliwal

Differential Revision: https://reviews.llvm.org/D103115
The file was modifiedopenmp/libomptarget/plugins/amdgpu/impl/system.cpp
The file was modifiedopenmp/libomptarget/plugins/amdgpu/impl/internal.h
The file was modifiedopenmp/libomptarget/plugins/amdgpu/impl/rt.h
The file was modifiedopenmp/libomptarget/plugins/amdgpu/src/rtl.cpp
The file was modifiedopenmp/libomptarget/plugins/amdgpu/impl/atmi.h
The file was modifiedopenmp/libomptarget/plugins/amdgpu/impl/atmi.cpp
The file was modifiedopenmp/libomptarget/plugins/amdgpu/impl/atmi_interop_hsa.cpp
The file was modifiedopenmp/libomptarget/plugins/amdgpu/impl/atmi_interop_hsa.h
The file was modifiedopenmp/libomptarget/plugins/amdgpu/impl/data.cpp
The file was modifiedopenmp/libomptarget/plugins/amdgpu/impl/atmi_runtime.h
The file was modifiedopenmp/libomptarget/plugins/amdgpu/impl/utils.cpp
Commit ea91a8cbab93e6592c918b771942598ad0e9b571 by sebastian.neubauer
[AMDGPU][NFC] Remove non-existing function header
The file was modifiedllvm/lib/Target/AMDGPU/SIRegisterInfo.h
Commit 1b47a3de48d2ac3ee4420209ab5d191f66849979 by craig.topper
[RISCV] Enable cross basic block aware vsetvli insertion

This patch extends D102737 to allow VL/VTYPE changes to be taken
into account before adding an explicit vsetvli.

We do this by using a data flow analysis to propagate VL/VTYPE
information from predecessors until we've determined a value for
every value in the function.

We use this information to determine if a vsetvli needs to be
inserted before the first vector instruction the block.

Differential Revision: https://reviews.llvm.org/D102739
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-select-fp.ll
The file was addedllvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.mir
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz.ll
The file was addedllvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.ll
The file was modifiedllvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vselect.ll
Commit d28bc54ff44aad7b080177ef85764d7c5444f031 by Raphael Isemann
[lldb] Remove cache in get_demangled_name_without_arguments

This function has a single-value caching based on function local static variables.

This causes two problems:

* There is no synchronization, so this function randomly returns the demangled
  name of other functions that are demangled at the same time.
* The 1-element cache is not very effective (the cache rate is around 0% when
  running the LLDB test suite that calls this function around 30k times).

I would propose just removing it.

To prevent anyone else the git archeology: the static result variables were
originally added as this returned a ConstString reference, but that has since
been changed so that this returns by value.

Reviewed By: #lldb, JDevlieghere, shafik

Differential Revision: https://reviews.llvm.org/D103107
The file was modifiedlldb/source/Core/Mangled.cpp
Commit adf1561d6ce8af057127c65af863b3f0e1c77e60 by smeenai
[libunwind] Inform ASan that resumption is noreturn

If you're building libunwind instrumented with ASan, `_Unwind_RaiseException`
will poison the stack and then transfer control in a manner which isn't
understood by ASan, so the stack will remain poisoned. This can cause
false positives, e.g. if you call an uninstrumented function (so it
doesn't re-poison the stack) after catching an exception. Add a call to
`__asan_handle_no_return` inside `__unw_resume` to get ASan to unpoison
the stack and avoid this.

`__unw_resume` seems like the appropriate place to make this call, since
it's used for resumption by all unwind implementations except SJLJ. SJLJ
uses `__builtin_longjmp` to handle resumption, which is already
recognized as noreturn (and therefore ASan adds the `__asan_handle_no_return`
call itself), so it doesn't need any special handling.

PR32434 is somewhat similar (in particular needing a component built
without ASan to trigger the bug), and rG781ef03e1012, the fix for that
bug, adds an interceptor for `_Unwind_RaiseException`. This interceptor
won't always be triggered though, e.g. if you statically link the
unwinder into libc++abi in a way that prevents interposing the unwinder
functions (e.g. marking the symbols as hidden, using `--exclude-libs`,
or using `-Bsymbolic`). rG53335d6d86d5 makes `__cxa_throw` call
`__asan_handle_no_return` explicitly, to similarly avoid relying on
interception.

Reviewed By: #libunwind, compnerd

Differential Revision: https://reviews.llvm.org/D103002
The file was modifiedlibunwind/src/libunwind.cpp
Commit 969eefd98e0f8e485148be61190cc2ef62fb1eca by smeenai
[lldb] add LLDB_SKIP_DSYM option

Add an option to skip generating a dSYM when installing the LLDB framework on Darwin.

Reviewed By: smeenai

Differential Revision: https://reviews.llvm.org/D103124
The file was modifiedlldb/cmake/modules/AddLLDB.cmake
The file was modifiedlldb/cmake/modules/LLDBConfig.cmake
Commit a0bd6105d80698c53ceaa64bbe6e3b7e7bbf99ee by stephen.tozer
[DebugInfo] Limit the number of values that may be referenced by a dbg.value

Following the addition of salvaging dbg.values using DIArgLists to
reference multiple values, a case has been found where excessively large
DIArgLists are produced as a result of this salvaging, resulting in
large enough performance costs to effectively freeze the compiler.

This patch introduces an upper bound of 16 to the number of values that
may be salvaged into a dbg.value, to limit the impact of these extreme
cases to performance.

Differential Revision: https://reviews.llvm.org/D103162
The file was addedllvm/test/DebugInfo/limit-arglist-size.ll
The file was modifiedllvm/lib/Transforms/Utils/Local.cpp
Commit 27d3528acf8aacc62a955dc13b0f08d4167b5b48 by a.bataev
[SLP]Fix vectorization of insertelements with multiple uses.

SLP vectorizer should not consider in sertelements with multiple uses as
a part of high level build vector, it must be considered as
a terminating insertelement in the vector build, otherwise it may
produce incorrect code.

Differential Revision: https://reviews.llvm.org/D103164
The file was modifiedllvm/lib/Transforms/Vectorize/SLPVectorizer.cpp
The file was modifiedllvm/test/Transforms/SLPVectorizer/X86/insert-element-multiple-uses.ll
Commit a45877eea8c424cd91bc1f7749313c9cb3aab285 by kostyak
[scudo] Get rid of initLinkerInitialized

Now that everything is forcibly linker initialized, it feels like a
good time to get rid of the `init`/`initLinkerInitialized` split.

This allows to get rid of various `memset` construct in `init` that
gcc complains about (this fixes a Fuchsia open issue).

I added various `DCHECK`s to ensure that we would get a zero-inited
object when entering `init`, which required ensuring that
`unmapTestOnly` leaves the object in a good state (tests are currently
the only location where an allocator can be "de-initialized").

Running the tests with `--gtest_repeat=` showed no issue.

Differential Revision: https://reviews.llvm.org/D103119
The file was modifiedcompiler-rt/lib/scudo/standalone/mutex.h
The file was modifiedcompiler-rt/lib/scudo/standalone/tsd_shared.h
The file was modifiedcompiler-rt/lib/scudo/standalone/bytemap.h
The file was modifiedcompiler-rt/lib/scudo/standalone/secondary.h
The file was modifiedcompiler-rt/lib/scudo/standalone/benchmarks/malloc_benchmark.cpp
The file was modifiedcompiler-rt/lib/scudo/standalone/combined.h
The file was modifiedcompiler-rt/lib/scudo/standalone/stats.h
The file was modifiedcompiler-rt/lib/scudo/standalone/tests/mutex_test.cpp
The file was modifiedcompiler-rt/lib/scudo/standalone/tests/tsd_test.cpp
The file was modifiedcompiler-rt/lib/scudo/standalone/tsd_exclusive.h
The file was modifiedcompiler-rt/lib/scudo/standalone/primary64.h
The file was modifiedcompiler-rt/lib/scudo/standalone/primary32.h
The file was modifiedcompiler-rt/lib/scudo/standalone/tests/combined_test.cpp
The file was modifiedcompiler-rt/lib/scudo/standalone/local_cache.h
The file was modifiedcompiler-rt/lib/scudo/standalone/tsd.h
The file was modifiedcompiler-rt/lib/scudo/standalone/quarantine.h
Commit b2c7ac874f516df38968d02636ecab7730ca9323 by craig.topper
[RISCV] Don't propagate VL/VTYPE across inline assembly in the Insert VSETVLI pass.

It's conceivable someone could put a vsetvli in inline assembly
so its safer to consider them as barriers. The alternative would
be to trust that the user marks VL and VTYPE registers as clobbers
of the inline assembly if they do that, but hat seems error prone.

I'm assuming inline assembly in vector code is going to be rare.

Reviewed By: frasercrmck, HsiangKai

Differential Revision: https://reviews.llvm.org/D103126
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsetvli-insert.mir
The file was modifiedllvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp
Commit d63d662d3cc51219fb08908ebea8d5851e53adb8 by jrtc27
[RISCV] Remove --riscv-no-aliases from RVV tests

This serves no useful purpose other than to clutter things up. Diff
summary as the real diff is extremely unwieldy:

   24844 -; CHECK-NEXT:    jalr zero, 0(ra)
   24844 +; CHECK-NEXT:    ret
       8 -; CHECK-NEXT:    vl4re8.v v28, (a0)
       8 +; CHECK-NEXT:    vl4r.v v28, (a0)
      64 -; CHECK-NEXT:    vl8re8.v v24, (a0)
      64 +; CHECK-NEXT:    vl8r.v v24, (a0)
     392 -; RUN:   --riscv-no-aliases < %s | FileCheck %s
     392 +; RUN:   < %s | FileCheck %s
       1 -; RUN:   -verify-machineinstrs --riscv-no-aliases < %s \
       1 +; RUN:   -verify-machineinstrs < %s \

As discussed in D103004.
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsge-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwmul-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnclipu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmxor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmerge-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwaddu.w-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnmsac-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmin-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-x-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmaccus-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vremu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredmax-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vzext-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-x-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwredsum-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vle1-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vle-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmulhu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-f-xu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsbc.borrow.in-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnsrl-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwmsac-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfclass-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrsqrt7-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredxor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredmin-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-xu-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmin-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vaaddu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/viota-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsse-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-f-x-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmul-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmulu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsbc.borrow.in-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsoxei-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrec7-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vaadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmulsu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslideup-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmerge-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmadc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsif-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsubu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vand-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmulhu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrem-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsbf-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsgt-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredmax-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmaxu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsqrt-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-x-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsgeu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vloxei-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmaxu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnmsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmul-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vlse-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsgeu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnmsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmseq-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vse1-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmin-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredminu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-xu-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslideup-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwredsum-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmulu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-xu-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwaddu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssubu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-xu-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnsrl-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmul-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsra-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmornot-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredsum-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredmaxu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredxor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-f-x-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsext-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredosum-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsof-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmerge-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vluxei-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsgnj-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmadc.carry.in-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsse-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwredsumu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsqrt-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrsqrt7-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmxor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredsum-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vadc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vcompress-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vse-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmax-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwaddu.w-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vpopc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmsac-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmnor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslide1down-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmand-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrgather-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfclass-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsaddu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwadd.w-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vand-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnclip-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssra-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vle1-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmulh-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsrl-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredmax-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vxor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfdiv-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslidedown-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vle-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmaccus-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsuxei-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vdivu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-xu-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmul-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-f-xu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vid-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredmin-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmerge-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwadd.w-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredmin-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmv.v.x-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsbc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsra-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsge-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vdiv-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-xu-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vadc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmacc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredand-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vasubu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrec7-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmaccu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/viota-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmnor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwredsum-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmnand-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsubu.w-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsbc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssubu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssra-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrdiv-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmxnor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwredsumu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vasubu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredmax-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmax-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfslide1down-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/spill-fpr-scalar.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsoxei-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vaadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnsra-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-x-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vaaddu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsaddu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsbc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmandnot-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsub.w-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmul-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vse-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwaddu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmaccu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-rod-f-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmulsu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmv.v.x-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmacc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwmacc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsleu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-x-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vdiv-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-x-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-f-x-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-x-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsif-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsuxei-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsubu.w-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmand-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmulhsu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmsac-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrdiv-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vcompress-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslidedown-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vxor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmadc.carry.in-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredmin-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsgnj-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredmaxu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vminu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmnand-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredosum-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnclip-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmornot-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwmsac-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmacc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsext-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmxnor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsll-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsmul-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwredosum-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnclipu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmin-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslide1down-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwredsum-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredminu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfslide1up-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmax-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwredosum-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsgtu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfdiv-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vpopc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vminu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmacc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssrl-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-f-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsle-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslide1up-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vasub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsbc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-x-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrgather-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredsum-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsof-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnmsac-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-f-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnsra-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmulh-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfirst-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsmul-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslide1up-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vzext-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsubu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsrl-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmacc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwmacc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrem-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsub.w-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsne-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vdivu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredsum-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-rod-f-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssrl-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsll-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vse1-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vid-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmadc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmax-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfirst-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmacc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vlse-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsbf-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-f-x-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwmul-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vloxei-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vremu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vasub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmul-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmulhsu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredand-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vluxei-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmandnot-rv32.ll
Commit 6911114d8cbed06a8a809c34ae07f4e3e89ab252 by 31459023+hctim
[Scudo] Make -fsanitize=scudo use standalone. Migrate tests.

This patch moves -fsanitize=scudo to link the standalone scudo library,
rather than the original compiler-rt based library. This is one of the
major remaining roadblocks to deleting the compiler-rt based scudo,
which should not be used any more. The standalone Scudo is better in
pretty much every way and is much more suitable for production usage.

As well as patching the litmus tests for checking that the
scudo_standalone lib is linked instead of the scudo lib, this patch also
ports all the scudo lit tests to run under scudo standalone.

This patch also adds a feature to scudo standalone that was under test
in the original scudo - that arguments passed to an aligned operator new
were checked that the alignment was a power of two.

Some lit tests could not be migrated, due to the following issues:
1. Features that aren't supported in scudo standalone, like the rss
limit.
2. Different quarantine implementation where the test needs some more
thought.
3. Small bugs in scudo standalone that should probably be fixed, like
the Secondary allocator having a full page on the LHS of an allocation
that only contains the chunk header, so underflows by <= a page aren't
caught.
4. Slight differences in behaviour that's technically correct, like
'realloc(malloc(1), 0)' returns nullptr in standalone, but a real
pointer in old scudo.
5. Some tests that might be migratable, but not easily.

Tests that are obviously not applicable to scudo standalone (like
testing that no sanitizer symbols made it into the DSO) have been
deleted.

After this patch, the remaining work is:
1. Update the Scudo documentation. The flags have changed, etc.
2. Delete the old version of scudo.
3. Patch up the tests in lit-unmigrated, or fix Scudo standalone.

Reviewed By: cryptoad, vitalybuka

Differential Revision: https://reviews.llvm.org/D102543
The file was modifiedcompiler-rt/test/scudo/standalone/CMakeLists.txt
The file was removedcompiler-rt/test/scudo/random_shuffle.cpp
The file was modifiedclang/lib/Driver/ToolChains/CommonArgs.cpp
The file was removedcompiler-rt/test/scudo/interface.cpp
The file was removedcompiler-rt/test/scudo/realloc.cpp
The file was modifiedcompiler-rt/test/scudo/CMakeLists.txt
The file was addedcompiler-rt/test/scudo/standalone/preload.cpp
The file was addedcompiler-rt/test/scudo/standalone/fsanitize.c
The file was addedcompiler-rt/test/scudo/standalone/lit-unmigrated/threads.c
The file was removedcompiler-rt/test/scudo/preinit.c
The file was addedcompiler-rt/test/scudo/standalone/lit-unmigrated/realloc.cpp
The file was removedcompiler-rt/test/scudo/double-free.cpp
The file was removedcompiler-rt/test/scudo/valloc.c
The file was addedcompiler-rt/test/scudo/standalone/random_shuffle.cpp
The file was addedcompiler-rt/test/scudo/standalone/memalign.c
The file was addedcompiler-rt/test/scudo/standalone/lit-unmigrated/secondary.c
The file was removedclang/test/Driver/Inputs/resource_dir_with_per_target_subdir/lib/aarch64-unknown-fuchsia/libclang_rt.scudo.so
The file was removedcompiler-rt/test/scudo/secondary.c
The file was removedcompiler-rt/test/scudo/quarantine.c
The file was removedcompiler-rt/test/scudo/sized-delete.cpp
The file was addedcompiler-rt/test/scudo/standalone/tsd_destruction.c
The file was removedcompiler-rt/test/scudo/dealloc-race.c
The file was removedcompiler-rt/test/scudo/mismatch.cpp
The file was removedcompiler-rt/test/scudo/fsanitize.c
The file was addedcompiler-rt/test/scudo/standalone/lit.cfg.py
The file was removedcompiler-rt/test/scudo/threads.c
The file was addedcompiler-rt/test/scudo/standalone/preinit.c
The file was removedcompiler-rt/test/scudo/lit.cfg.py
The file was addedcompiler-rt/test/scudo/standalone/lit-unmigrated/sizes.cpp
The file was removedcompiler-rt/test/scudo/overflow.c
The file was removedcompiler-rt/test/scudo/aligned-new.cpp
The file was addedcompiler-rt/test/scudo/standalone/aligned-new.cpp
The file was removedcompiler-rt/test/scudo/stats.c
The file was removedcompiler-rt/test/scudo/memalign.c
The file was removedcompiler-rt/test/scudo/symbols.test
The file was addedclang/test/Driver/Inputs/resource_dir_with_per_target_subdir/lib/x86_64-unknown-fuchsia/libclang_rt.scudo_standalone.so
The file was addedcompiler-rt/test/scudo/standalone/lit.site.cfg.py.in
The file was addedcompiler-rt/test/scudo/standalone/alignment.c
The file was removedclang/test/Driver/Inputs/resource_dir_with_per_target_subdir/lib/x86_64-unknown-fuchsia/libclang_rt.scudo.so
The file was modifiedclang/test/Driver/fuchsia.c
The file was removedcompiler-rt/test/scudo/malloc.cpp
The file was removedcompiler-rt/test/scudo/preload.cpp
The file was modifiedcompiler-rt/lib/scudo/standalone/wrappers_cpp.cpp
The file was addedcompiler-rt/test/scudo/standalone/lit-unmigrated/quarantine.c
The file was addedcompiler-rt/test/scudo/standalone/lit-unmigrated/valloc.c
The file was removedcompiler-rt/test/scudo/rss.c
The file was addedcompiler-rt/test/scudo/standalone/double-free.cpp
The file was removedcompiler-rt/test/scudo/sizes.cpp
The file was addedcompiler-rt/test/scudo/standalone/sized-delete.cpp
The file was removedcompiler-rt/test/scudo/tsd_destruction.c
The file was addedcompiler-rt/test/scudo/standalone/malloc.cpp
The file was removedcompiler-rt/test/scudo/options.cpp
The file was addedcompiler-rt/test/scudo/standalone/mismatch.cpp
The file was addedcompiler-rt/test/scudo/standalone/options.cpp
The file was removedcompiler-rt/test/scudo/alignment.c
The file was addedcompiler-rt/test/scudo/standalone/lit-unmigrated/rss.c
The file was addedclang/test/Driver/Inputs/resource_dir_with_per_target_subdir/lib/aarch64-unknown-fuchsia/libclang_rt.scudo_standalone.so
The file was removedcompiler-rt/test/scudo/lit.site.cfg.py.in
The file was modifiedclang/test/Driver/sanitizer-ld.c
The file was addedcompiler-rt/test/scudo/standalone/lit-unmigrated/overflow.c
The file was addedcompiler-rt/test/scudo/standalone/dealloc-race.c
The file was addedcompiler-rt/test/scudo/standalone/stats.c
Commit fb14577d0c4828f0e793072fc3e6bb3c57ec596e by listmail
[SCEV] Extract out a helper for computing trip multiples
The file was modifiedllvm/include/llvm/Analysis/ScalarEvolution.h
The file was modifiedllvm/lib/Analysis/ScalarEvolution.cpp
Commit 9065118b6463adf6cc5552f202cd8302c21cd7b0 by craig.topper
[RISCV] Optimize SEW=64 shifts by splat on RV32.

SEW=64 shifts only uses the log2(64) bits of shift amount. If we're
splatting a 64 bit value in 2 parts, we can avoid splatting the
upper bits and just let the low bits be sign extended. They won't
be read anyway.

For the purposes of SelectionDAG semantics of the generic ISD opcodes,
if hi was non-zero or bit 31 of the low is 1, the shift was already
undefined so it should be ok to replace high with sign extend of low.

In order do be able to find the split i64 value before it becomes
a stack operation, I added a new ISD opcode that will be expanded
to the stack spill in PreprocessISelDAG. This new node is conceptually
similar to BuildPairF64, but I expanded earlier so that we could
go through regular isel to get the right VLSE opcode for the LMUL.
BuildPairF64 is expanded in a CustomInserter.

Reviewed By: frasercrmck

Differential Revision: https://reviews.llvm.org/D102521
The file was modifiedllvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsra-sdnode-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsra-vp.ll
The file was modifiedllvm/lib/Target/RISCV/RISCVISelDAGToDAG.h
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vnsra-vnsrl.ll
The file was modifiedllvm/lib/Target/RISCV/RISCVISelLowering.h
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vshl-sdnode-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vshl-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsra-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsrl-sdnode-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vshl-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsrl-vp.ll
The file was modifiedllvm/lib/Target/RISCV/RISCVISelLowering.cpp
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsrl-vp.ll
Commit 921d3f7af09c6a08d2d2897e6fcce6127a9f4fd4 by listmail
[SCEV] Add a utility for converting from "exit count" to "trip count"

(Mostly as a logical place to put a comment since this is a reoccuring confusion.)
The file was modifiedllvm/include/llvm/Analysis/ScalarEvolution.h
The file was modifiedllvm/lib/Analysis/LoopCacheAnalysis.cpp
The file was modifiedllvm/lib/Analysis/ScalarEvolution.cpp
Commit 73a117953599af58645d944e68076ec8fb052540 by i
[llvm-mc] Add -M to replace -riscv-no-aliases and -riscv-arch-reg-names

In objdump, many targets support `-M no-aliases`.  Instead of having a
`-*-no-aliases` for each target when LLVM adds the support, it makes more sense
to introduce objdump style `-M`.

-riscv-arch-reg-names is removed. -riscv-no-aliases has too many uses and thus is retained for now.

Reviewed By: luismarques

Differential Revision: https://reviews.llvm.org/D103004
The file was modifiedllvm/include/llvm/MC/MCInstPrinter.h
The file was addedllvm/test/tools/llvm-mc/disassembler-options.test
The file was modifiedllvm/lib/Target/RISCV/MCTargetDesc/RISCVInstPrinter.cpp
The file was modifiedllvm/test/MC/RISCV/numeric-reg-names-f.s
The file was modifiedllvm/test/MC/RISCV/numeric-reg-names-d.s
The file was modifiedllvm/tools/llvm-mc/llvm-mc.cpp
The file was modifiedllvm/test/MC/RISCV/rvi-aliases-valid.s
The file was modifiedllvm/test/MC/RISCV/numeric-reg-names.s
Commit f7c5c0d87b8ae5e55006fd3a31994cd68d64f102 by 31459023+hctim
Revert "[Scudo] Make -fsanitize=scudo use standalone. Migrate tests."

This reverts commit 6911114d8cbed06a8a809c34ae07f4e3e89ab252.

Broke the QEMU sanitizer bots due to a missing header dependency. This
actually needs to be fixed on the bot-side, but for now reverting this
patch until I can fix up the bot.
The file was addedcompiler-rt/test/scudo/dealloc-race.c
The file was removedcompiler-rt/test/scudo/standalone/dealloc-race.c
The file was removedcompiler-rt/test/scudo/standalone/preinit.c
The file was addedcompiler-rt/test/scudo/memalign.c
The file was removedcompiler-rt/test/scudo/standalone/lit-unmigrated/threads.c
The file was addedcompiler-rt/test/scudo/lit.site.cfg.py.in
The file was removedcompiler-rt/test/scudo/standalone/lit-unmigrated/quarantine.c
The file was addedcompiler-rt/test/scudo/double-free.cpp
The file was removedcompiler-rt/test/scudo/standalone/fsanitize.c
The file was addedcompiler-rt/test/scudo/valloc.c
The file was removedcompiler-rt/test/scudo/standalone/lit-unmigrated/secondary.c
The file was modifiedclang/lib/Driver/ToolChains/CommonArgs.cpp
The file was addedcompiler-rt/test/scudo/sized-delete.cpp
The file was removedcompiler-rt/test/scudo/standalone/memalign.c
The file was addedcompiler-rt/test/scudo/preload.cpp
The file was addedcompiler-rt/test/scudo/random_shuffle.cpp
The file was modifiedclang/test/Driver/sanitizer-ld.c
The file was addedcompiler-rt/test/scudo/mismatch.cpp
The file was addedcompiler-rt/test/scudo/tsd_destruction.c
The file was addedcompiler-rt/test/scudo/lit.cfg.py
The file was removedcompiler-rt/test/scudo/standalone/stats.c
The file was removedcompiler-rt/test/scudo/standalone/lit-unmigrated/sizes.cpp
The file was removedcompiler-rt/test/scudo/standalone/malloc.cpp
The file was addedcompiler-rt/test/scudo/malloc.cpp
The file was addedcompiler-rt/test/scudo/threads.c
The file was removedclang/test/Driver/Inputs/resource_dir_with_per_target_subdir/lib/x86_64-unknown-fuchsia/libclang_rt.scudo_standalone.so
The file was removedcompiler-rt/test/scudo/standalone/alignment.c
The file was removedclang/test/Driver/Inputs/resource_dir_with_per_target_subdir/lib/aarch64-unknown-fuchsia/libclang_rt.scudo_standalone.so
The file was addedcompiler-rt/test/scudo/realloc.cpp
The file was addedcompiler-rt/test/scudo/quarantine.c
The file was modifiedcompiler-rt/test/scudo/standalone/CMakeLists.txt
The file was addedcompiler-rt/test/scudo/alignment.c
The file was addedcompiler-rt/test/scudo/secondary.c
The file was removedcompiler-rt/test/scudo/standalone/lit-unmigrated/overflow.c
The file was addedcompiler-rt/test/scudo/fsanitize.c
The file was removedcompiler-rt/test/scudo/standalone/sized-delete.cpp
The file was removedcompiler-rt/test/scudo/standalone/lit.site.cfg.py.in
The file was addedcompiler-rt/test/scudo/symbols.test
The file was removedcompiler-rt/test/scudo/standalone/options.cpp
The file was removedcompiler-rt/test/scudo/standalone/preload.cpp
The file was removedcompiler-rt/test/scudo/standalone/lit-unmigrated/rss.c
The file was addedclang/test/Driver/Inputs/resource_dir_with_per_target_subdir/lib/aarch64-unknown-fuchsia/libclang_rt.scudo.so
The file was addedcompiler-rt/test/scudo/stats.c
The file was removedcompiler-rt/test/scudo/standalone/tsd_destruction.c
The file was addedcompiler-rt/test/scudo/interface.cpp
The file was removedcompiler-rt/test/scudo/standalone/lit-unmigrated/realloc.cpp
The file was modifiedclang/test/Driver/fuchsia.c
The file was removedcompiler-rt/test/scudo/standalone/aligned-new.cpp
The file was addedcompiler-rt/test/scudo/options.cpp
The file was addedcompiler-rt/test/scudo/sizes.cpp
The file was addedcompiler-rt/test/scudo/rss.c
The file was addedcompiler-rt/test/scudo/aligned-new.cpp
The file was removedcompiler-rt/test/scudo/standalone/lit.cfg.py
The file was addedcompiler-rt/test/scudo/preinit.c
The file was removedcompiler-rt/test/scudo/standalone/lit-unmigrated/valloc.c
The file was removedcompiler-rt/test/scudo/standalone/double-free.cpp
The file was addedclang/test/Driver/Inputs/resource_dir_with_per_target_subdir/lib/x86_64-unknown-fuchsia/libclang_rt.scudo.so
The file was addedcompiler-rt/test/scudo/overflow.c
The file was modifiedcompiler-rt/lib/scudo/standalone/wrappers_cpp.cpp
The file was modifiedcompiler-rt/test/scudo/CMakeLists.txt
The file was removedcompiler-rt/test/scudo/standalone/mismatch.cpp
The file was removedcompiler-rt/test/scudo/standalone/random_shuffle.cpp
Commit e5eff533f7611967ae1ead99846d06597dcb8ee2 by thomasraoux
[mlir] Make StripDebugInfo strip out block arguments locs

Differential Revision: https://reviews.llvm.org/D103187
The file was modifiedmlir/test/Transforms/strip-debuginfo.mlir
The file was modifiedmlir/lib/Transforms/StripDebugInfo.cpp
Commit 9306bb638ff2b13fb8472b5b035e658c1dcbd74c by listmail
[SCEV] Generalize getSmallConstantTripCount(L) for multiple exit loops

This came up in review for another patch, see https://reviews.llvm.org/D102982#2782407 for full context.

I've reviewed the callers to make sure they can handle multiple exit loops w/non-zero returns.  There's two cases in target cost models where results might change (Hexagon and PowerPC), but the results looked legal and reasonable.  If a target maintainer wishes to back out the effect of the costing change, they should explicitly check for multiple exit loops and handle them as desired.

Differential Revision: https://reviews.llvm.org/D103182
The file was modifiedllvm/lib/Analysis/ScalarEvolution.cpp
The file was modifiedllvm/include/llvm/Analysis/ScalarEvolution.h
Commit c5c1ec7945ff2c26f4f9ce5db5ff647ee3f931ab by jonathanchesterfield
[libomptarget][nfc][amdgpu] Refactor uses of KernelInfoTable

Suggested in D103059. Use a single lookup instead of two, more const, less mutation.

Reviewed By: dhruvachak

Differential Revision: https://reviews.llvm.org/D103093
The file was modifiedopenmp/libomptarget/plugins/amdgpu/src/rtl.cpp
Commit 13c6568c6e20ee70aaa8157431e8a3d01be07e81 by dmitry.preobrazhensky
[AMDGPU][MC][GFX90A] Corrected DS_GWS opcodes

Corrected DS_GWS opcodes to use even aligned registers.

Differential Revision: https://reviews.llvm.org/D103185
The file was modifiedllvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp
The file was modifiedllvm/test/MC/AMDGPU/gfx90a_err.s
The file was addedllvm/test/MC/AMDGPU/gfx90a_err_pos.s
The file was modifiedllvm/test/MC/Disassembler/AMDGPU/gfx90a_ldst_acc.txt
The file was modifiedllvm/test/MC/AMDGPU/gfx90a_ldst_acc.s
Commit 5e2facb922840bfd03eb116eaeead039df021275 by Stanislav.Mekhanoshin
[AMDGPU] Fix kernel LDS lowering for constants

There is a trivial but severe bug in the recent code collecting
LDS globals used by kernel. It aborts scan on the first constant
without scanning further uses. That leads to LDS overallocation
with multiple kernels in certain cases.

Differential Revision: https://reviews.llvm.org/D103190
The file was modifiedllvm/test/CodeGen/AMDGPU/lower-kernel-lds-constexpr.ll
The file was modifiedllvm/lib/Target/AMDGPU/Utils/AMDGPULDSUtils.cpp
The file was modifiedllvm/test/CodeGen/AMDGPU/ds_read2.ll
The file was modifiedllvm/test/CodeGen/AMDGPU/ds_write2.ll
Commit 5bfe06ad3590d5aeb14c2fc3fae729abc6412cb3 by aheejin
[SimplifyCFG] Use make_early_inc_range() while deleting instructions

We are deleting `phi` nodes within the for loop, so this makes sure we
increment the iterator before we delete the instruction pointed by the
iterator.

This started to break in
https://github.com/llvm/llvm-project/commit/a0be08164622bf938855ff5d19dd8e9d0c96b9b3.

Reviewed By: dschuff, lebedev.ri

Differential Revision: https://reviews.llvm.org/D103181
The file was addedllvm/test/Transforms/SimplifyCFG/cleanup-phis.ll
The file was modifiedllvm/lib/Transforms/Utils/SimplifyCFG.cpp
Commit 5dd86aadf0b014913bd35bb7435808eb081bc049 by aheejin
[WebAssembly] Add TargetInstrInfo::getCalleeOperand

DwarfDebug unconditionally assumes for all call instructions the 0th
operand is the callee operand, which seems to be true for other targets,
but not for WebAssembly. This adds `TargetInstrInfo::getCallOperand`
method whose default implementation returns `getOperand(0)` and makes
WebAssembly overrides it to use its own utility method to get the callee
operand.

This also fixes an existing bug in `WebAssembly::getCalleeOp`, which was
uncovered by this CL.

Reviewed By: dschuff, djtodoro

Differential Revision: https://reviews.llvm.org/D102978
The file was modifiedllvm/include/llvm/CodeGen/TargetInstrInfo.h
The file was modifiedllvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.h
The file was modifiedllvm/lib/CodeGen/AsmPrinter/DwarfDebug.cpp
The file was addedllvm/test/DebugInfo/WebAssembly/call-site.ll
The file was modifiedllvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp
The file was modifiedllvm/lib/Target/WebAssembly/Utils/WebAssemblyUtilities.cpp
Commit ff08c3468fa4ba25384104206255f3648fd21fe9 by listmail
[SCEV] Compute trip multiple for multiple exit loops

This patch implements getSmallConstantTripMultiple(L) correctly for multiple exit loops. The previous implementation was both imprecise, and violated the specified behavior of the method. This was fine in practice, because it turns out the function was both dead in real code, and not tested for the multiple exit case.

Differential Revision: https://reviews.llvm.org/D103189
The file was modifiedllvm/test/Analysis/ScalarEvolution/tripmultiple_calculation.ll
The file was modifiedllvm/include/llvm/Analysis/ScalarEvolution.h
The file was modifiedllvm/lib/Analysis/ScalarEvolution.cpp
Commit 78c9796f963f0577b86de7bf062f65b4595cb757 by lebedev.ri
[NFC][X86][Costmodel] Add some more interleaved load/store test with i16 element type

Not sure if even larger interleaving factors are needed,
but these are what i have seen being queried in the wild.
The file was modifiedllvm/test/Analysis/CostModel/X86/interleaved-load-i16-stride-2.ll
The file was addedllvm/test/Analysis/CostModel/X86/interleaved-store-i16-stride-5.ll
The file was addedllvm/test/Analysis/CostModel/X86/interleaved-store-i16-stride-6.ll
The file was modifiedllvm/test/Analysis/CostModel/X86/interleaved-load-i16-stride-3.ll
The file was addedllvm/test/Analysis/CostModel/X86/interleaved-load-i16-stride-6.ll
The file was modifiedllvm/test/Analysis/CostModel/X86/interleaved-store-i16-stride-3.ll
The file was modifiedllvm/test/Analysis/CostModel/X86/interleaved-store-i16-stride-4.ll
The file was modifiedllvm/test/Analysis/CostModel/X86/interleaved-load-i16-stride-4.ll
The file was modifiedllvm/test/Analysis/CostModel/X86/interleaved-store-i16-stride-2.ll
The file was addedllvm/test/Analysis/CostModel/X86/interleaved-load-i16-stride-5.ll
Commit ab7f26dc13f282101691370f98f3c0e4371ea12d by lebedev.ri
[NFC][Codegen][X86] Add a few more interleaved load/store patterns w/ i16 element type

Matching the costmodel coverage.
We want them both because they simplify coming up with the patterns
to check their cost, and to track their codegen.

Tests for loads can be fully autogenerated: https://godbolt.org/z/o1fncqo9n
For stores, however, i have done that semi-manually: https://godbolt.org/z/KPzTnvsh1
The file was modifiedllvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-4.ll
The file was modifiedllvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-3.ll
The file was addedllvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-5.ll
The file was modifiedllvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-3.ll
The file was modifiedllvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-2.ll
The file was modifiedllvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-2.ll
The file was addedllvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-5.ll
The file was addedllvm/test/CodeGen/X86/vector-interleaved-load-i16-stride-6.ll
The file was modifiedllvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-4.ll
The file was addedllvm/test/CodeGen/X86/vector-interleaved-store-i16-stride-6.ll
Commit 2fdf8bbd19c33c0eb5fdf88ff3cbd12aae607768 by jonathanchesterfield
[libomptarget][nfc][amdgpu] Factor out setting upper bounds

Refactor suggested in D103037 to help avoid similar copy-paste errors.
Change is mechanical. Some parts of this would be more robust with unsigned.

Reviewed By: dhruvachak

Differential Revision: https://reviews.llvm.org/D103090
The file was modifiedopenmp/libomptarget/plugins/amdgpu/src/rtl.cpp
Commit 3b9a1bb1af90db9472340ef2122d3855eb9ba3fc by Louis Dionne
[pstl] Fix -Wundef errors in the test suite
The file was modifiedpstl/test/std/utilities/memory/specialized.algorithms/uninitialized_copy_move.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/alg.partitions/is_partitioned.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/alg.reverse/reverse.pass.cpp
The file was modifiedpstl/test/std/utilities/memory/specialized.algorithms/uninitialized_construct.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.nonmodifying/none_of.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.nonmodifying/find.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.nonmodifying/count.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.nonmodifying/search_n.pass.cpp
The file was modifiedpstl/include/pstl/internal/glue_execution_defs.h
The file was modifiedpstl/test/std/numerics/numeric.ops/reduce.pass.cpp
The file was modifiedpstl/include/pstl/internal/algorithm_impl.h
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/replace_copy.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/alg.partitions/partition.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/copy_move.pass.cpp
The file was modifiedpstl/test/std/numerics/numeric.ops/transform_scan.pass.cpp
The file was modifiedpstl/test/support/utils.h
The file was modifiedpstl/test/std/algorithms/alg.nonmodifying/nth_element.pass.cpp
The file was modifiedpstl/include/pstl/internal/execution_impl.h
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/rotate.pass.cpp
The file was modifiedpstl/test/std/numerics/numeric.ops/scan.pass.cpp
The file was modifiedpstl/include/pstl/internal/pstl_config.h
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/remove.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/alg.copy/copy_if.pass.cpp
The file was modifiedpstl/include/pstl/internal/execution_defs.h
The file was modifiedpstl/test/std/algorithms/alg.sorting/alg.lex.comparison/lexicographical_compare.pass.cpp
The file was modifiedpstl/include/pstl/internal/numeric_impl.h
The file was modifiedpstl/test/std/algorithms/alg.merge/merge.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/unique.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/unique_copy_equal.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.nonmodifying/find_end.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.nonmodifying/find_if.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/rotate_copy.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.nonmodifying/equal.pass.cpp
The file was modifiedpstl/include/pstl/internal/unseq_backend_simd.h
The file was modifiedpstl/test/std/algorithms/alg.nonmodifying/find_first_of.pass.cpp
The file was modifiedpstl/test/std/numerics/numeric.ops/adjacent_difference.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/alg.partitions/partition_copy.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.sorting/partial_sort_copy.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/alg.reverse/reverse_copy.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.nonmodifying/any_of.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.sorting/alg.heap.operations/is_heap.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.nonmodifying/all_of.pass.cpp
The file was modifiedpstl/test/std/algorithms/alg.merge/inplace_merge.pass.cpp
Commit 8496fc2ec8046727e298629aa74943be0137267b by jeremy.morse
[DebugInstrRef][1/3] Track PHI values through register allocation

This patch introduces "DBG_PHI" instructions, a marker of where a PHI
instruction used to be, before PHI elimination. Under the instruction
referencing model, we want to know where every value in the function is
defined -- and a PHI, even if implicit, is such a place.

Just like instruction numbers, we can use this to identify a value to be
used as a variable value, but we don't need to know what instruction
defines that value, for example:

bb1:
   DBG_PHI $rax, 1
   [... more insts ... ]
bb2:
   DBG_INSTR_REF 1, 0, !1234, !DIExpression()

This specifies that on entry to bb1, whatever value is in $rax is known
as value number one -- and the later DBG_INSTR_REF marks the position
where variable !1234 should take on value number one.

PHI locations are stored in MachineFunction for the duration of the
regalloc phase in the DebugPHIPositions map. The map is populated by
PHIElimination, and then flushed back into the instruction stream by
virtregrewriter. A small amount of maintenence is needed in
LiveDebugVariables to account for registers being split, but only for
individual positions, not for entire ranges of blocks.

Differential Revision: https://reviews.llvm.org/D86812
The file was modifiedllvm/include/llvm/CodeGen/MachineInstr.h
The file was modifiedllvm/lib/CodeGen/PrologEpilogInserter.cpp
The file was modifiedllvm/include/llvm/Target/Target.td
The file was modifiedllvm/include/llvm/Support/TargetOpcodes.def
The file was addedllvm/test/DebugInfo/MIR/InstrRef/phi-through-regalloc.mir
The file was modifiedllvm/lib/CodeGen/LiveDebugVariables.cpp
The file was modifiedllvm/include/llvm/CodeGen/MachineFunction.h
The file was modifiedllvm/lib/CodeGen/PHIElimination.cpp
The file was addedllvm/test/DebugInfo/MIR/InstrRef/phi-regallocd-to-stack.mir
The file was modifiedllvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp
Commit 6c92215e07f41cb566d54599e891180fe2ddbea5 by sjoerd.meijer
[CostModel][AArch64] Add floating point arithmetic tests. NFC.
The file was addedllvm/test/Analysis/CostModel/AArch64/arith-fp.ll
The file was modifiedllvm/test/Analysis/CostModel/AArch64/mul.ll
Commit c4823cc5db69f16bb5c96cf7d1b0d070da83605e by Louis Dionne
[pstl] Workaround more errors in the test suite
The file was modifiedpstl/test/std/algorithms/alg.modifying.operations/replace.pass.cpp
The file was modifiedpstl/test/std/numerics/numeric.ops/transform_reduce.pass.cpp
The file was modifiedpstl/include/pstl/internal/pstl_config.h
Commit cc622aee302381b81acd6070206c84bab5bace71 by Louis Dionne
[libc++] Add a job testing on GCC 11

I'm adding the job as a soft-fail for now, but once all the tests have
been fixed to work on it, we'll switch over from GCC 10 to GCC 11 and
remove the soft-fail.

Differential Revision: https://reviews.llvm.org/D103116
The file was modifiedlibcxx/utils/ci/run-buildbot
The file was modifiedlibcxx/utils/ci/buildkite-pipeline.yml
Commit 1494fa6943380fd0ee327c3349b648a32e679f7f by mtrofin
Update documentation for InlineModel features.

Reviewed By: mtrofin

Differential Revision: https://reviews.llvm.org/D103193
The file was modifiedllvm/include/llvm/Analysis/InlineModelFeatureMaps.h
Commit e4fc8c3de8f38eab1feae5ec34e9bc573153d370 by jrtc27
[RISCV][NFC] Fix some whitespace nits in MC test RUN lines
The file was modifiedllvm/test/MC/RISCV/compress-rv64b.s
The file was modifiedllvm/test/MC/RISCV/compress-cjal.s
The file was modifiedllvm/test/MC/RISCV/compress-rv32i.s
The file was modifiedllvm/test/MC/RISCV/option-rvc.s
The file was modifiedllvm/test/MC/RISCV/compress-rv32f.s
The file was modifiedllvm/test/MC/RISCV/compress-rv32b.s
The file was modifiedllvm/test/MC/RISCV/hilo-constaddr.s
The file was modifiedllvm/test/MC/RISCV/compress-rv32d.s
The file was modifiedllvm/test/MC/RISCV/user-csr-names-invalid.s
The file was modifiedllvm/test/MC/RISCV/compress-rv64i.s
The file was modifiedllvm/test/MC/RISCV/rvv/snippet.s
The file was modifiedllvm/test/MC/RISCV/machine-csr-names-invalid.s
The file was modifiedllvm/test/MC/RISCV/option-invalid.s
Commit fdf10e6197d0bef20759a1457866c5e7daafd727 by craig.topper
[RISCV] Use X0 as destination of inserted vsetvli when possible.

We aren't going to connect the result to anything so we might
as well avoid allocating a register.

Reviewed By: frasercrmck, HsiangKai

Differential Revision: https://reviews.llvm.org/D102031
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmsac-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwadd.w-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredosum-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsuxei-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsgtu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmulu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/insertelt-fp-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmerge-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vle-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vremu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmaccu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-bswap.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmax-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfne-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-xu-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsbc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmacc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssra-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vadd-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmandnot-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmin-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoxor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vdivu-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-f-x-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwaddu.w-rv32.ll
The file was modifiedllvm/lib/Target/RISCV/RISCVInsertVSETVLI.cpp
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsgeu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/zvlsseg-spill.mir
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-xu-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslide1up-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vasubu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert-i1.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vreductions-mask.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vasub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmv.x.s-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-f-xu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfdiv-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vlsseg-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredmin-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslide1down-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsext-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vlse-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-x-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vlsegff-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfgt-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmflt-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsseg-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsll-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmv.s.x-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vaaddu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmflt-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsext-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsse-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmsac-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfeq-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrem-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsub.w-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vloxei-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-exttrunc.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-buildvec.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmslt-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamominu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssseg-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsrl-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredmaxu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwredsum-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfslide1up-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vnsra-vnsrl.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrsqrt7-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vle1-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmacc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmerge-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsbf-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssrl-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-load-store.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrdiv-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/interleave-crash.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-x-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/viota-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssra-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssseg-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmin.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vremu-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfgt-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-vrgather.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfle-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vlsegff-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-splat.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vlsegff-rv64-dead.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-f-xu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsuxseg-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmclr-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-bitcast.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vadc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsuxei-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsgt-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredmaxu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsubu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwmacc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnsra-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vcompress-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnsrl-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-setcc.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsoxseg-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsif-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmv.v.v-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmul-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-cttz.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsub-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmnor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vpopc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnmsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsoxei-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vleff-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vor-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmset-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredminu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfclass-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrsqrt7-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vleff-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnclip-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vzext-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredmax-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-select-fp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmxnor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmxor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vshl-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmadc.carry.in-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-splat.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-f-x-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitreverse.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vremu-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsseg-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vxor-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmaccsu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmsac-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsbc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwaddu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfge-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsbc.borrow.in-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-gather.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrgather-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmset-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsuxseg-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/extractelt-fp-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwaddu.w-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vsra-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vasubu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-splat.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-xu-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-i1.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vloxseg-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsetvli-insert.mir
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-x-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vrem-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredxor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/extractelt-int-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmnor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmulu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/rv64-spill-vector-csr.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/viota-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-rod-f-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/setcc-integer-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-xu-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmclr-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/insert-subvector.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vle-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vlseg-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnclipu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredsum-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/extractelt-i1.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmul-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredsum-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vdiv-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-xu-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsub.w-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsbf-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vor-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfslide1up-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/extractelt-fp-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/extractelt-int-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslideup-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsoxei-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwredsumu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmaxu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmaxu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/srem-seteq-illegal-types.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-x-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredxor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmand-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmaccus-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/addi-scalable-offset.mir
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwnmsac-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsof-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-scatter.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vadc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vaadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamomax-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslidedown-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredmax-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-buildvec.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmulh-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsgt-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmv.v.x-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmul-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwmacc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnmsac-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-setcc.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwredosum-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vluxei-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfdiv-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsrl-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp2i.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnclipu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmaccu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsaddu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vid-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/rv32-spill-zvlsseg.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsrl-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-shuffles.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vadd-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsbc.borrow.in-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmin-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-buildvec.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctlz.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmul-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmin-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vluxei-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoswap-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmxor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-shuffles.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-extload-truncstore.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmul-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsle-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmnand-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredmin-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoand-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmslt-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnsrl-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vse1-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslide1up-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsrl-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmadc.carry.in-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnmsac-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vminu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vand-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vreductions-int-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-int.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsmul-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnmsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsra-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsgnj-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vrsub-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsqrt-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamomin-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vaadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmacc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsne-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmadc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsra-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmerge-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vloxei-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-x-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrec7-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssubu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-x-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsltu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsleu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-abs.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vminu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vfmax.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-rtz-x-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwmsac-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsub-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-f-x-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmacc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredand-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwaddu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsubu.w-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-stepvector-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsll-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsqrt-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredmax-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsgnj-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsbc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vcompress-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmacc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vdivu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/zvlsseg-zero-vl.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwmul-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmxnor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfclass-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vloxseg-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vlse-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwsub.w-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmacc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmacc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredmin-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-f-x-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssubu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamomaxu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmulhu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsge-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsgnjn-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwmul-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vdivu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vdiv-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrsub-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vaaddu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vxor-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslideup-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vxor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp-conv.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vmul-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vand-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/insertelt-int-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmax-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrem-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrem-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssrl-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfslide1down-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-ctpop.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredand-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-int.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vse1-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vremu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-int.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/mask-reg-alloc.mir
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwredsumu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmulsu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-xu-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfne-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsoxseg-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsetvli-insert-crossbb.mir
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-mask-logic.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmornot-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-xu-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-x-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwredsum-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmulsu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vand-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-stepvector-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoand-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrdiv-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/rv32-spill-vector-csr.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/insertelt-int-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwadd.w-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredsum-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsra-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-f-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmulhsu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredosum-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsubu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnsra-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/urem-seteq-illegal-types.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamominu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-select-int.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfle-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-f-xu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsltu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoadd-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vlsegff-rv32-dead.ll
The file was modifiedllvm/test/CodeGen/RISCV/spill-fpr-scalar.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vlseg-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vlsseg-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-f-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfslide1down-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsof-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmax-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsgeu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmulh-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrgather-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/access-fixed-objects-by-rvv.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-bitcast.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsbc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-f-xu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredsum-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vzext-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-vrgather.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredmin-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-rtz-xu-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vluxseg-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmv.s.x-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-rtz-x-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmsub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmv.v.f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vid-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vnclip-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vssub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwredsum-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwcvt-f-x-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vse-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vdivu-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfredmax-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwredsum-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfirst-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vluxseg-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-load-fp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vxor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/memory-args.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfcvt-x-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwsubu.w-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/rv64-spill-zvlsseg.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfeq-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwadd.w-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsgnjx-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsne-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfirst-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoswap-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsge-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamomaxu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwmsac-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfrec7-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmulhu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmacc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vle1-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsgtu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsle-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/setcc-integer-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsleu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vand-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-fp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vpopc-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmaccus-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmulhsu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/insertelt-fp-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-insert-subvector.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfnmsac-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamomin-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmand-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmseq-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsaddu-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-fp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-extract-subvector.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamoxor-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/regalloc-fast-crash.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmerge-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/insertelt-i1.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vshl-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwnmacc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfwredosum-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsmul-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/select-sra.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vselect.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmfge-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmornot-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vwmul-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmin-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-vdiv-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslide1down-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsadd-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmv.v.x-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vasub-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredminu-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-masked-store-int.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmax-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vslidedown-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmsif-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-calling-conv.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-reduction-fp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmadc-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vrgatherei16-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vse-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-xu-f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/fixed-vectors-i2fp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vdiv-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfmv.s.f-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vredor-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfsub-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vsse-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-rod-f-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmnand-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vfncvt-f-f-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vamomax-rv32.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmul-vp.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmandnot-rv64.ll
The file was modifiedllvm/test/CodeGen/RISCV/rvv/vmseq-rv64.ll
Commit 6505c630407c5feec818f0bb1c284f9eeebf2071 by rahmanl
[llvm-readobj] Optimize printing stack sizes to linear time.

Currently, each function name lookup is a linear iteration over all symbols defined in the object file which makes the total running time quadratic.

This patch optimizes the function name lookup by populating an **address to index** map upon the first function name lookup which is used to lookup each function name in O(1).

**impact**: For the clang binary built with `-fstack-size-section`, this improves the running time of `llvm-readobj --stack-size` from 7 minutes to 0.25 seconds.

Reviewed By: jhenderson

Differential Revision: https://reviews.llvm.org/D103072
The file was modifiedllvm/tools/llvm-readobj/ELFDumper.cpp
Commit c4a41cd77c15c2905ac74beeec09f8343a65a549 by mvanotti
Refactor mutation strategies into a standalone library

This change introduces libMutagen/libclang_rt.mutagen.a as a subset of libFuzzer/libclang_rt.fuzzer.a. This library contains only the fuzzing strategies used by libFuzzer to produce new test inputs from provided inputs, dictionaries, and SanitizerCoverage feedback.

Most of this change is simply moving sections of code to one side or the other of the library boundary. The only meaningful new code is:

* The Mutagen.h interface and its implementation in Mutagen.cpp.
* The following methods in MutagenDispatcher.cpp:
  * UseCmp
  * UseMemmem
  * SetCustomMutator
  * SetCustomCrossOver
  * LateInitialize (similar to the MutationDispatcher's original constructor)
  * Mutate_AddWordFromTORC (uses callbacks instead of accessing TPC directly)
  * StartMutationSequence
  * MutationSequence
  * DictionaryEntrySequence
  * RecommendDictionary
  * RecommendDictionaryEntry
* FuzzerMutate.cpp (which now justs sets callbacks and handles printing)
* MutagenUnittest.cpp (which adds tests of Mutagen.h)

A note on performance: This change was tested with a 100 passes of test/fuzzer/LargeTest.cpp with 1000 runs per pass, both with and without the change. The running time distribution was qualitatively similar both with and without the change, and the average difference was within 30 microseconds (2.240 ms/run vs 2.212 ms/run, respectively). Both times were much higher than observed with the fully optimized system clang (~0.38 ms/run), most likely due to the combination of CMake "dev mode" settings (e.g. CMAKE_BUILD_TYPE="Debug", LLVM_ENABLE_LTO=OFF, etc.). The difference between the two versions built similarly seems to be "in the noise" and suggests no meaningful performance degradation.

Reviewed By: morehouse

Differential Revision: https://reviews.llvm.org/D102447
The file was modifiedcompiler-rt/lib/fuzzer/build.sh
The file was addedcompiler-rt/lib/fuzzer/mutagen/CMakeLists.txt
The file was removedcompiler-rt/lib/fuzzer/FuzzerCrossOver.cpp
The file was modifiedcompiler-rt/lib/fuzzer/CMakeLists.txt
The file was modifiedcompiler-rt/lib/fuzzer/FuzzerUtilWindows.cpp
The file was modifiedcompiler-rt/lib/fuzzer/FuzzerLoop.cpp
The file was addedcompiler-rt/lib/fuzzer/mutagen/MutagenSequence.h
The file was addedcompiler-rt/lib/fuzzer/mutagen/Mutagen.h
The file was modifiedcompiler-rt/lib/fuzzer/FuzzerUtilPosix.cpp
The file was addedcompiler-rt/lib/fuzzer/mutagen/MutagenUtil.h
The file was addedcompiler-rt/lib/fuzzer/mutagen/build.sh
The file was modifiedcompiler-rt/lib/fuzzer/FuzzerInternal.h
The file was addedcompiler-rt/lib/fuzzer/mutagen/MutagenDictionary.h
The file was modifiedcompiler-rt/lib/fuzzer/tests/FuzzerUnittest.cpp
The file was modifiedcompiler-rt/lib/fuzzer/FuzzerUtilFuchsia.cpp
The file was addedcompiler-rt/lib/fuzzer/mutagen/Mutagen.cpp
The file was modifiedcompiler-rt/lib/fuzzer/FuzzerRandom.h
The file was modifiedcompiler-rt/lib/fuzzer/FuzzerUtil.h
The file was modifiedcompiler-rt/test/fuzzer/CMakeLists.txt
The file was addedcompiler-rt/lib/fuzzer/mutagen/MutagenDispatcher.cpp
The file was modifiedcompiler-rt/lib/fuzzer/FuzzerDefs.h
The file was modifiedcompiler-rt/lib/fuzzer/FuzzerTracePC.cpp
The file was addedcompiler-rt/lib/fuzzer/mutagen/MutagenUtilPosix.cpp
The file was modifiedcompiler-rt/lib/fuzzer/FuzzerTracePC.h
The file was addedcompiler-rt/lib/fuzzer/mutagen/MutagenCrossOver.cpp
The file was modifiedcompiler-rt/lib/fuzzer/FuzzerMutate.cpp
The file was addedcompiler-rt/lib/fuzzer/mutagen/MutagenDispatcher.h
The file was addedcompiler-rt/lib/fuzzer/tests/MutagenUnittest.cpp
The file was modifiedcompiler-rt/lib/fuzzer/tests/CMakeLists.txt
The file was addedcompiler-rt/lib/fuzzer/mutagen/MutagenUtilWindows.cpp
The file was removedcompiler-rt/lib/fuzzer/FuzzerDictionary.h
The file was modifiedcompiler-rt/lib/fuzzer/FuzzerDriver.cpp
The file was modifiedcompiler-rt/lib/fuzzer/FuzzerMutate.h
Commit 367cb9fbd651836488580862d8b020fe294d37d6 by zoecarver
[libcxx][docs] Take mutex for common_iterator, common_view, and empty_view.
The file was modifiedlibcxx/docs/OneRangesProposalStatus.csv
Commit 5852582532b3eb3ea8da51a1e272d8d017bd36c9 by i
[AArch64] Support llvm-mc/llvm-objdump -M no-aliases

This enables the no-aliases forms of many instructions.

Depends on D103004

Reviewed By: tmatheson

Differential Revision: https://reviews.llvm.org/D103005
The file was modifiedllvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.cpp
The file was modifiedllvm/test/MC/AArch64/alias-addsubimm.s
The file was modifiedllvm/lib/Target/AArch64/MCTargetDesc/AArch64InstPrinter.h
Commit 5f8810d7b463e085ab24d5443cde7143cae08ddc by naromero
[flang][docs] Initial documentation for the Fortran LLVM Test Suite.

Describes how to run the Fortran LLVM Test Suite, specifically the external SPEC CPU 2017 Fortran tests.

Reviewed By: rovka

Differential Revision: https://reviews.llvm.org/D102877
The file was modifiedllvm/docs/TestSuiteGuide.md
The file was addedflang/docs/FortranLLVMTestSuite.md
The file was modifiedflang/docs/index.md
Commit 52123c96c016143ebfff6de76fe83cebd6c1d726 by zoecarver
[libcxx][nfc] Fix the ASAN bots: update expected.pass.cpp.

Ensures that `get_return_object`'s return type is the same as the return type for the function calling `co_return`. Otherwise, we try to construct an object, then free it, then return it.

Differential Revision: https://reviews.llvm.org/D103196
The file was modifiedlibcxx/test/std/experimental/language.support/support.coroutines/end.to.end/expected.pass.cpp