Started 2 yr 4 mo ago
Took 9 hr 47 min on green-dragon-14

Build #4180 (Jul 23, 2019 9:34:52 AM)

  • : 366821
  • : 366820
  • : 366822
  • : 366784
  • : 364589
  • : 366776
  • : 366290
  • : 366811
  • : 366697
  1. [compiler-rt][builtins] Provide __clear_cache for SPARC

    While working on, two tests were failing since __clear_cache
    aborted.  While libgcc's __clear_cache is just empty, this only happens because
    gcc (in gcc/config/sparc/sparc.c (sparc32_initialize_trampoline, sparc64_initialize_trampoline))
    emits flush insns directly.

    The following patch mimics that.

    Tested on sparcv9-sun-solaris2.11.

    Differential Revision:
    by ro
  2. [CMake] Add -z defs on Solaris

    Like other ELF targets, shared objects should be linked with -z defs on Solaris.

    Tested on x86_64-pc-solaris2.11 and sparcv9-sun-solaris2.11.

    Differential Revision:
    by ro
  3. [clang, test] Fix Clang :: Headers/max_align.c on 64-bit SPARC

    Clang :: Headers/max_align.c currently FAILs on 64-bit SPARC:

      error: 'error' diagnostics seen but not expected:
        File /vol/llvm/src/clang/dist/test/Headers/max_align.c Line 12: static_assert failed due to requirement '8 == _Alignof(max_align_t)' ""
      1 error generated.

    This happens because SuitableAlign isn't defined for SPARCv9 unlike SPARCv8
    (which uses the default of 64 bits).  gcc's sparc/sparc.h has

      #define BIGGEST_ALIGNMENT (TARGET_ARCH64 ? 128 : 64)

    This patch sets SuitableAlign to match and updates the corresponding testcase.

    Tested on sparcv9-sun-solaris2.11.

    Differential Revision:
    by ro
  4. [GlobalISel][AArch64] Teach GISel to handle shifts in load addressing modes

    When we select the XRO variants of loads, we can pull in very specific shifts
    (of the size of an element). E.g.

    ldr x1, [x2, x3, lsl #3]

    This teaches GISel to handle these when they're coming from shifts

    This adds a new addressing mode function, `selectAddrModeShiftedExtendXReg`
    which recognizes this pattern.

    This also packs this up with `selectAddrModeRegisterOffset` into
    `selectAddrModeXRO`. This is intended to be equivalent to `selectAddrModeXRO`
    in AArch64ISelDAGtoDAG.

    Also update load-addressing-modes to show that all of the cases here work.

    Differential Revision: (detail/ViewSVN)
    by paquette
  5. [ASTImporter] Fix inequivalence of ClassTemplateInstantiations

    We falsely state inequivalence if the template parameter is a
    qualified/nonquialified template in the first/second instantiation.
    Also, different kinds of TemplateName should be equal if the template
    decl (if available) is equal (even if the name kind is different).

    Reviewers: a_sidorin, a.sidorin

    Subscribers: rnkovacs, dkrupp, Szelethus, gamesh411, cfe-commits

    Tags: #clang

    Differential Revision: (detail/ViewSVN)
    by martong
  6. [TargetLowering] SimplifyMultipleUseDemandedBits - add VECTOR_SHUFFLE support.

    If all the demanded elts are from one operand and are inline, then we can use the operand directly.

    The changes are mainly from SSE41 targets which has blendvpd but not cmpgtq, allowing the v2i64 comparison to be simplified as we only need the signbit from alternate v4i32 elements. (detail/ViewSVN)
    by rksimon
  7. Revert "[Object/ELF.h] - Improve testing of the fields in ELFFile<ELFT>::sections()."

    This reverts commit r366796 because it was causing ubsan buildbot
    failures. (detail/ViewSVN)
    by vlad.tsyrklevich
  8. [llvm-ar] Fix support for archives with members larger than 4GB

    llvm-ar outputs a strange error message when handling archives with
    members larger than 4GB due to not checking file size when passing the
    value as an unsigned 32 bit integer. This overflow issue caused
    malformed archives to be created.:

    This change allows for members above 4GB and will error in a case that
    is over the formats size limit, a 10 digit decimal integer.

    Differential Revision: (detail/ViewSVN)
    by gbreynoo
  9. [clangd] Log version, cwd, args, and transport on startup. NFC

    Reviewers: hokein

    Subscribers: ilya-biryukov, MaskRay, jkorous, arphaman, kadircet, cfe-commits

    Tags: #clang

    Differential Revision: (detail/ViewSVN)
    by sammccall
  10. [ARM][LowOverheadLoops] Fix branch target codegen
    While lowering test.set.loop.iterations, it wasn't checked how the
    brcond was using the result and so the wls could branch to the loop
    preheader instead of not entering it. The same was true for
    So brcond and br_cc and now lowered manually when using the hwloop
    intrinsics. During this we now check whether the result has been
    negated and whether we're using SETEQ or SETNE and 0 or 1. We can
    then figure out which basic block the WLS and LE should be targeting.

    Differential Revision:
    by sam_parker
  11. Fix MSVC warning about extending a uint32_t shift result to uint64_t. NFCI. (detail/ViewSVN)
    by rksimon
  12. [SLPVectorizer] Revert local change that got accidently got committed in rL366799

    This wasn't part of D63281 (detail/ViewSVN)
    by rksimon
  13. Revert [RISCV] Re-enable rv32i-aliases-invalid.s test

    This reverts r366797 (git commit 53f9fec8e8b58f5a904bbfb4a1d648cde65aa860) (detail/ViewSVN)
    by lenary
  14. [NFC][ASAN] Add brackets around not command

    Under certain execution conditions, the `not` command binds to the command the
    output is piped to rather than the command piping the output. In this case, that
    flips the return code of the FileCheck invocation, causing a failure when
    FileCheck succeeds. (detail/ViewSVN)
    by lei
  15. [NFC][InstCombine] Fixup commutative/negative tests with icmp preds in @llvm.umul.with.overflow tests (detail/ViewSVN)
    by lebedevri
  16. [InstSimplify][NFC] Tests for skipping 'div-by-0' checks before inverted @llvm.umul.with.overflow

    It would be already handled by the non-inverted case if we were hoisting
    the `not` in InstCombine, but we don't (granted, we don't sink it
    in this case either), so this is a separate case. (detail/ViewSVN)
    by lebedevri
  17. [NFC][PhaseOredering][SimplifyCFG] Add more runlines to umul.with.overflow tests

    This way it will be more obvious that the problem is both
    in cost threshold and in hardcoded benefit check,
    plus will show how the instsimplify cleans this all in the end. (detail/ViewSVN)
    by lebedevri
  18. [TargetLowering] Add SimplifyMultipleUseDemandedBits

    This patch introduces the DAG version of SimplifyMultipleUseDemandedBits, which attempts to peek through ops (mainly and/or/xor so far) that don't contribute to the demandedbits/elts of a node - which means we can do this even in cases where we have multiple uses of an op, which normally requires us to demanded all bits/elts. The intention is to remove a similar instruction - SelectionDAG::GetDemandedBits - once SimplifyMultipleUseDemandedBits has matured.

    The InstCombine version of SimplifyMultipleUseDemandedBits can constant fold which I haven't added here yet, and so far I've only wired this up to some basic binops (and/or/xor/add/sub/mul) to demonstrate its use.

    We do see a couple of regressions that need to be addressed:

        AMDGPU unsigned dot product codegen retains an AND mask (for ZERO_EXTEND) that it previously removed (but otherwise the dotproduct codegen is a lot better).

        X86/AVX2 has poor handling of vector ANY_EXTEND/ANY_EXTEND_VECTOR_INREG - it prematurely gets converted to ZERO_EXTEND_VECTOR_INREG.

    The code owners have confirmed its ok for these cases to fixed up in future patches.

    Differential Revision: (detail/ViewSVN)
    by rksimon
  19. [RISCV] Re-enable rv32i-aliases-invalid.s test

    We were getting test failures on some builders, which pointed to @LINE
    being an undefined variable. I think that these failures should have
    been fixed by, so I'm re-enabling the
    test. (detail/ViewSVN)
    by lenary
  20. [Object/ELF.h] - Improve testing of the fields in ELFFile<ELFT>::sections().

    This eliminates a one error untested and
    also introduces a error for one more possible case
    which lead to crash previously.

    Differential revision: (detail/ViewSVN)
    by grimar
  21. [yaml2obj] - Add a support for defining null sections in YAMLs.

    ELF spec shows (Figure 4-10: Section Header Table Entry:Index 0,
    that section header at index 0 (null section) can have sh_size and
    sh_link fields set to non-zero values.

    It says (

    "If the number of sections is greater than or equal to SHN_LORESERVE (0xff00),
    this member has the value zero and the actual number of section header table
    entries is contained in the sh_size field of the section header at index 0.
    Otherwise, the sh_size member of the initial entry contains 0."


    "If the section name string table section index is greater than or equal to SHN_LORESERVE
    (0xff00), this member has the value SHN_XINDEX (0xffff) and the actual index of the section
    name string table section is contained in the sh_link field of the section header at index 0.
    Otherwise, the sh_link member of the initial entry contains 0."

    At this moment it is not possible to create custom section headers at index 0 using yaml2obj.

    This patch implements this.

    Differential revision: (detail/ViewSVN)
    by grimar
  22. [SLPVectorizer] Remove null-pointer test. NFCI.

    cast<CallInst> shouldn't return null and we dereference the pointer in a lot of other places, causing both MSVC + cppcheck to warn about dereferenced null pointers (detail/ViewSVN)
    by rksimon
  23. PlistDiagnostics Fix for compile warning (NFC). (detail/ViewSVN)
    by balazske
  24. [ARM] Rename NEONModImm to VMOVModImm. NFC

    Rename NEONModImm to VMOVModImm as it is used in both NEON and MVE.
    by dmgreen
  25. [Attributor][NFC] Re-run clang-format on the Attributor.cpp (detail/ViewSVN)
    by uenoku
  26. [Attributor] Deduce "dereferenceable" attribute

    Deduce dereferenceable attribute in Attributor.

    These will be added in a later patch.
    * dereferenceable(_or_null)_globally (D61652)
    * Deduction based on load instruction (similar to D64258)

    Reviewers: jdoerfert, sstefan1

    Reviewed By: jdoerfert

    Subscribers: hiraditya, jfb, llvm-commits

    Tags: #llvm

    Differential Revision: (detail/ViewSVN)
    by uenoku
  27. [llvm-objcopy] Allow strip symtab in executables and DSOs

    Re-commit of the patch after addressing -Wl,--emit-relocs case.
    Differential revision:
    by evgeny777
  28. Fix gold-plugin Windows build

    r365588 missed one instance of integer file descriptor use in
    gold-plugin.cpp. (detail/ViewSVN)
    by kongyi
  29. [yaml2elf] - Treat the SHN_UNDEF section as kind of regular section.

    We have a logic that adds a few sections implicitly.
    Though the SHT_NULL section with section number 0
    is an exception.

    In D64913 I want to teach yaml2obj to redefine the null section.
    And in this patch I add it to the sections list,
    to make it kind of a regular section.

    Differential revision: (detail/ViewSVN)
    by grimar
  30. [test] Fix the test from the previous commit when run on windows. NFC.

    Apparently the escaped dollar sign didn't work the same way in "echo -e"
    on windows buildbots. (detail/ViewSVN)
    by mstorsjo
  31. [CrossTU] Added CTU argument to diagnostic consumer create fn.

    The PListDiagnosticConsumer needs a new CTU parameter that is passed
    through the create functions.

    Reviewers: NoQ, Szelethus, xazax.hun, martong

    Reviewed By: Szelethus

    Subscribers: rnkovacs, dkrupp, Szelethus, gamesh411, cfe-commits

    Tags: #clang

    Differential Revision: (detail/ViewSVN)
    by balazske

Started by upstream project "clang-stage1-configure-RA" build number 58,183
originally caused by:

Started by upstream project "clang-stage1-configure-RA" build number 58,182
originally caused by:

Started by upstream project "clang-stage1-configure-RA" build number 58,184
originally caused by:

Started by upstream project "clang-stage1-configure-RA" build number 58,185
originally caused by:

This run spent:

  • 9 hr 8 min waiting;
  • 9 hr 47 min build duration;
  • 18 hr total from scheduled to completion.
LLVM/Clang Warnings: 2 warnings.