Changes

Summary

  1. [builder][amdgpu][openmp] disable use of ccache for now (details)
  2. Revert "[builder][amdgpu][openmp] disable use of ccache for now" (details)
Commit 856646ccf14eb08adc29fef8d4a591465b835791 by ron.lieberman
[builder][amdgpu][openmp] disable use of ccache for now
The file was modifiedbuildbot/osuosl/master/config/builders.py (diff)
Commit 53501e40a871343c7eaef06ec48b44b33d22a563 by ron.lieberman
Revert "[builder][amdgpu][openmp] disable use of ccache for now"

This reverts commit 856646ccf14eb08adc29fef8d4a591465b835791.

CCACHE is helping our build times. putting it back
The file was modifiedbuildbot/osuosl/master/config/builders.py (diff)

Summary

  1. [Orc] Support atexit in Orc(JITLink) (details)
  2. [Test] Add commit justifying revert of D110922 (details)
  3. [LoopDeletion] Support selects when symbolically evaluating 1st iteration (details)
  4. [Orc] Fix global variable destructor function support when --jit-kind=orc-lazy (details)
  5. [MCPseudoProbe] Clean up includes (NFC) (details)
  6. [Type] Avoid APFloat.h include (NFC) (details)
  7. [clang-format][docs][NFC] correct the "first supported versions" of some of the clang-format options (details)
  8. [clang-format][NFC] Fix spelling mistake (details)
  9. [Driver][OpenBSD] Use ToolChain reference instead of getToolChain(). (details)
  10. [clang-format][NFC] Fix spelling mistakes (details)
  11. [libc++][doc] Update format status. (details)
  12. [NFC][libc++] Update back_insert_iterator style. (details)
  13. Fix a diagnoses-valid in C++20 with variadic macros (details)
  14. [lldb][NFC] Early-exit in DWARFASTParserClang::ParseSingleMember (details)
  15. [lldb] [DynamicRegisterInfo] Remove obsolete dwarf typedefs (NFC) (details)
  16. Revert "Reland "[gn build] (manually) port 6fe2beba7d2a (ExceptionTests)"" (details)
  17. [AArch64] Make -mcpu=generic schedule for an in-order core (details)
  18. [CanonicalizeFreeze] Drop IVUsers.h include (NFC) (details)
  19. Fixed some errors detected by PVS Studio (details)
  20. Fixed some errors detected by PVS Studio (details)
  21. [InstCombine] add tests for (iN X s>> N-1) | Y; NFC (details)
  22. [InstCombine] add tests for icmp of negated op; NFC (details)
  23. [InstCombine] enhance icmp with sub folds (details)
  24. [IR] Remove arg_operands and getNumArgOperands (NFC) (details)
  25. [libomptarget][amdgpu][NFC] tweak a comment (details)
  26. Fix a comment at call-site to match the declared parameter (NFC) (details)
  27. [clang-format][NFC] improve the visual of the "clang-formatted %" (details)
  28. [mlir] Vectorize induction variables (details)
  29. [libc++][test] Remove empty {ind.move.subsumption.compile.pass.cpp} (details)
  30. [lldb/test] Disable 'TestScriptedProcess.py' on macOS (details)
  31. [clang] Fix JSON AST output when a filter is used (details)
  32. [GlobalISel] Fix the stores of truncates -> wide store combine for non-evenly dividing type sizes. (details)
  33. [BitcodeAnalyzer] allow a motivated user to dump BLOCKINFO (details)
Commit 590326382dad4888111844efa5af0fdeff84c55c by luxufan
[Orc] Support atexit in Orc(JITLink)

There is a bug reported at https://bugs.llvm.org/show_bug.cgi?id=48938

After looking through the glibc, I found the `atexit(f)` is the same as `__cxa_atexit(f, NULL, NULL)`. In orc runtime, we identify different JITDylib by their dso_handle value, so that a NULL dso_handle is invalid. So in this patch, I added a `PlatformJDDSOHandle` to ELFNixRuntimeState, and functions which are registered by atexit will be registered at PlatformJD.

Reviewed By: lhames

Differential Revision: https://reviews.llvm.org/D111413
The file was addedcompiler-rt/test/orc/TestCases/Linux/x86-64/trivial-atexit.S
The file was modifiedcompiler-rt/lib/orc/elfnix_platform.h
The file was modifiedcompiler-rt/lib/orc/elfnix_platform.cpp
The file was modifiedllvm/lib/ExecutionEngine/Orc/ELFNixPlatform.cpp
Commit 49ca01047f0c1d0003ee49ebec5a6fa154aa6612 by mkazantsev
[Test] Add commit justifying revert of D110922

Test by Arthur Eubanks!
The file was addedllvm/test/Transforms/LoopUnroll/revert-D110922.ll
Commit 4c0da2366305c49672d89ee0e90afcf85fa2641f by mkazantsev
[LoopDeletion] Support selects when symbolically evaluating 1st iteration

Adds support for selects for which we know value on the 1st iteration.

Differential Revision: https://reviews.llvm.org/D104111
Reviewed By: nikic
The file was modifiedllvm/lib/Transforms/Scalar/LoopDeletion.cpp
The file was modifiedllvm/test/Transforms/LoopDeletion/eval_first_iteration.ll
Commit 02ac5e5cf12925cbd09213f3a4dfd5575d8c56d2 by luxufan
[Orc] Fix global variable destructor function support when --jit-kind=orc-lazy

The bug was reported here https://bugs.llvm.org/show_bug.cgi?id=52030

This patch follows the idea that @lhames commented in the above webpage.

Reviewed By: lhames

Differential Revision: https://reviews.llvm.org/D110990
The file was modifiedllvm/test/ExecutionEngine/OrcLazy/global-ctors-and-dtors.ll
The file was modifiedllvm/lib/ExecutionEngine/Orc/LLJIT.cpp
Commit 55b9146848c4460beb77ee2928c4a049ab6034c2 by nikita.ppv
[MCPseudoProbe] Clean up includes (NFC)

This was including various things that don't appear to be used in
the header at all.
The file was modifiedllvm/include/llvm/MC/MCPseudoProbe.h
The file was modifiedllvm/lib/MC/MCPseudoProbe.cpp
Commit a94002cd6408034b55a027135d705cc1487b25ae by nikita.ppv
[Type] Avoid APFloat.h include (NFC)

This is only used by a handful of methods working on fltSemantics,
and having these defined inline in the header does not look
particularly important.
The file was modifiedllvm/lib/ToolDrivers/llvm-dlltool/DlltoolDriver.cpp
The file was modifiedllvm/include/llvm/IR/Function.h
The file was modifiedllvm/include/llvm/IR/Type.h
The file was modifiedllvm/include/llvm/IR/DataLayout.h
The file was modifiedllvm/include/llvm/CodeGen/GlobalISel/Utils.h
The file was modifiedllvm/lib/IR/Type.cpp
Commit a2a826d8b66cfc85499a92949767d153563078a0 by mydeveloperday
[clang-format][docs][NFC] correct the "first supported versions" of some of the clang-format options

Some of the first supported version field were incorrectly attributed to a later branch.

It wasn't possible to correctly determine the "introduced version" with my naive implementation
using git blame alone, (especially if the type had been changed from a bool -> enum)

I saw more things attributed to clang-format 13 than I remembered and reviewed
those options to determine their introduced version.

Reviewed By: HazardyKnusperkeks

Differential Revision: https://reviews.llvm.org/D110803
The file was modifiedclang/docs/ClangFormatStyleOptions.rst
The file was modifiedclang/include/clang/Format/Format.h
Commit bbf4b3dbbe3bfaeecdff2a29ed49da172895d82c by mydeveloperday
[clang-format][NFC] Fix spelling mistake
The file was modifiedclang/include/clang/Tooling/Inclusions/HeaderIncludes.h
Commit 6417260a57dd4292ce91f2357479831e3fcf177e by fred
[Driver][OpenBSD] Use ToolChain reference instead of getToolChain().

Differential Revision: https://reviews.llvm.org/D111462
The file was modifiedclang/lib/Driver/ToolChains/OpenBSD.cpp
Commit 3e553791caa0c1f940cc91df0bb30c1b557f7c8a by mydeveloperday
[clang-format][NFC] Fix spelling mistakes
The file was modifiedclang/include/clang/Tooling/DependencyScanning/DependencyScanningWorker.h
Commit b67a8a6513b0606889d14796a8ed10a20718f3b7 by koraq
[libc++][doc] Update format status.

Updated based on recent commits.
The file was modifiedlibcxx/docs/Status/FormatIssues.csv
The file was modifiedlibcxx/docs/Status/FormatPaper.csv
Commit a1f0f847ff7d3944c992158226026024ccc67207 by koraq
[NFC][libc++] Update back_insert_iterator style.

As suggested in D110573 land the rename part separately.
The file was modifiedlibcxx/include/__iterator/back_insert_iterator.h
Commit af971365a2a8b0d982814c0652bb86844fd19cda by aaron
Fix a diagnoses-valid in C++20 with variadic macros

C++20 and later allow you to pass no argument for the ... parameter in
a variadic macro, whereas earlier language modes and C disallow it.

We no longer diagnose in C++20 and later modes. This fixes PR51609.
The file was modifiedclang/lib/Lex/PPMacroExpansion.cpp
The file was addedclang/test/Preprocessor/empty_va_arg.cpp
The file was modifiedclang/include/clang/Basic/DiagnosticLexKinds.td
Commit b5ff51104810d09071a5e6ac4c33a0c070f996ca by Raphael Isemann
[lldb][NFC] Early-exit in DWARFASTParserClang::ParseSingleMember

ParseSingleMember has two large ifs around the back of it's body:
`if (!is_artificial)` and `if (member_type)`. This patch just converts those
to early-exits. The patch is NFC. It even retains the curious fact that
Objective-C properties that fail to parse are silently ignored, but now there
is at least a FIXME that points this out.
The file was modifiedlldb/source/Plugins/SymbolFile/DWARF/DWARFASTParserClang.cpp
Commit fefd0ca31d37e0dc5863a69b064cf2d3645ed4d6 by mgorny
[lldb] [DynamicRegisterInfo] Remove obsolete dwarf typedefs (NFC)
The file was modifiedlldb/include/lldb/Target/DynamicRegisterInfo.h
Commit e2a2e5475cbd370044474e132a1b5c58e6a3d458 by thakis
Revert "Reland "[gn build] (manually) port 6fe2beba7d2a (ExceptionTests)""

This reverts commit 842035d8bdf470af05848114ce1808802c5d4aef.
1dba6b3 was reverted yet again in 04aff395047a.
The file was modifiedllvm/utils/gn/secondary/clang/unittests/BUILD.gn
The file was removedllvm/utils/gn/secondary/clang/unittests/Interpreter/ExceptionTests/BUILD.gn
The file was modifiedllvm/utils/gn/secondary/llvm/utils/unittest/BUILD.gn
Commit adec9223616477df023026b0269ccd008701cc94 by david.green
[AArch64] Make -mcpu=generic schedule for an in-order core

We would like to start pushing -mcpu=generic towards enabling the set of
features that improves performance for some CPUs, without hurting any
others. A blend of the performance options hopefully beneficial to all
CPUs. The largest part of that is enabling in-order scheduling using the
Cortex-A55 schedule model. This is similar to the Arm backend change
from eecb353d0e25ba which made -mcpu=generic perform in-order scheduling
using the cortex-a8 schedule model.

The idea is that in-order cpu's require the most help in instruction
scheduling, whereas out-of-order cpus can for the most part out-of-order
schedule around different codegen. Our benchmarking suggests that
hypothesis holds. When running on an in-order core this improved
performance by 3.8% geomean on a set of DSP workloads, 2% geomean on
some other embedded benchmark and between 1% and 1.8% on a set of
singlecore and multicore workloads, all running on a Cortex-A55 cluster.

On an out-of-order cpu the results are a lot more noisy but show flat
performance or an improvement. On the set of DSP and embedded
benchmarks, run on a Cortex-A78 there was a very noisy 1% speed
improvement. Using the most detailed results I could find, SPEC2006 runs
on a Neoverse N1 show a small increase in instruction count (+0.127%),
but a decrease in cycle counts (-0.155%, on average). The instruction
count is very low noise, the cycle count is more noisy with a 0.15%
decrease not being significant. SPEC2k17 shows a small decrease (-0.2%)
in instruction count leading to a -0.296% decrease in cycle count. These
results are within noise margins but tend to show a small improvement in
general.

When specifying an Apple target, clang will set "-target-cpu apple-a7"
on the command line, so should not be affected by this change when
running from clang. This also doesn't enable more runtime unrolling like
-mcpu=cortex-a55 does, only changing the schedule used.

A lot of existing tests have updated. This is a summary of the important
differences:
- Most changes are the same instructions in a different order.
- Sometimes this leads to very minor inefficiencies, such as requiring
   an extra mov to move variables into r0/v0 for the return value of a test
   function.
- misched-fusion.ll was no longer fusing the pairs of instructions it
   should, as per D110561. I've changed the schedule used in the test
   for now.
- neon-mla-mls.ll now uses "mul; sub" as opposed to "neg; mla" due to
   the different latencies. This seems fine to me.
- Some SVE tests do not always remove movprfx where they did before due
   to different register allocation giving different destructive forms.
- The tests argument-blocks-array-of-struct.ll and arm64-windows-calls.ll
   produce two LDR where they previously produced an LDP due to
   store-pair-suppress kicking in.
- arm64-ldp.ll and arm64-neon-copy.ll are missing pre/postinc on LPD.
- Some tests such as arm64-neon-mul-div.ll and
   ragreedy-local-interval-cost.ll have more, less or just different
   spilling.
- In aarch64_generated_funcs.ll.generated.expected one part of the
   function is no longer outlined. Interestingly if I switch this to use
   any other scheduled even less is outlined.

Some of these are expected to happen, such as differences in outlining
or register spilling. There will be places where these result in worse
codegen, places where they are better, with the SPEC instruction counts
suggesting it is not a decrease overall, on average.

Differential Revision: https://reviews.llvm.org/D110830
The file was modifiedllvm/test/CodeGen/AArch64/sve-pred-arith.ll
The file was modifiedllvm/test/CodeGen/AArch64/aarch64-be-bv.ll
The file was modifiedllvm/test/CodeGen/AArch64/pow.ll
The file was modifiedllvm/test/CodeGen/AArch64/sadd_sat_vec.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-fcopysign.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-int-extends.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-vector-shuffle.ll
The file was modifiedllvm/test/CodeGen/AArch64/regress-tblgen-chains.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-int-immediates.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-int-rem.ll
The file was modifiedllvm/test/CodeGen/AArch64/fabs.ll
The file was modifiedllvm/test/CodeGen/AArch64/known-never-nan.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-int-to-fp.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-split-fp-reduce.ll
The file was modifiedllvm/test/CodeGen/AArch64/select_fmf.ll
The file was modifiedllvm/test/CodeGen/AArch64/srem-seteq-illegal-types.ll
The file was modifiedllvm/test/CodeGen/AArch64/vec_uaddo.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-split-extract-elt.ll
The file was modifiedllvm/test/CodeGen/AArch64/reduce-xor.ll
The file was modifiedllvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/aarch64_generated_funcs.ll.generated.expected
The file was modifiedllvm/test/CodeGen/AArch64/sve-split-fcvt.ll
The file was modifiedllvm/test/Analysis/CostModel/AArch64/vector-select.ll
The file was modifiedllvm/test/CodeGen/AArch64/unfold-masked-merge-scalar-constmask-interleavedbits.ll
The file was modifiedllvm/test/CodeGen/AArch64/shift-by-signext.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-calling-convention-mixed.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-insert-vector.ll
The file was modifiedllvm/test/CodeGen/AArch64/fast-isel-branch-cond-split.ll
The file was modifiedllvm/test/CodeGen/AArch64/llvm-ir-to-intrinsic.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/merge-stores-truncating.ll
The file was modifiedllvm/test/CodeGen/AArch64/isinf.ll
The file was modifiedllvm/test/CodeGen/AArch64/expand-select.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-extract-scalable-vector.ll
The file was modifiedllvm/test/CodeGen/AArch64/bitcast-promote-widen.ll
The file was modifiedllvm/test/CodeGen/AArch64/dag-combine-trunc-build-vec.ll
The file was modifiedllvm/test/CodeGen/AArch64/csr-split.ll
The file was modifiedllvm/test/CodeGen/AArch64/vector-fcopysign.ll
The file was modifiedllvm/test/CodeGen/AArch64/fptoui-sat-vector.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-neon-copy.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-split-load.ll
The file was modifiedllvm/test/CodeGen/AArch64/urem-lkk.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-srl-and.ll
The file was modifiedllvm/test/CodeGen/AArch64/align-down.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-register-pairing.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-split-insert-elt.ll
The file was modifiedllvm/test/CodeGen/AArch64/misched-fusion-lit.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-fmadd.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-neon-mul-div.ll
The file was modifiedllvm/test/CodeGen/AArch64/win64_vararg.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-windows-calls.ll
The file was modifiedllvm/test/CodeGen/AArch64/machine_cse_impdef_killflags.ll
The file was modifiedllvm/test/CodeGen/AArch64/vec-libcalls.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-vhadd.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-masked-scatter.ll
The file was modifiedllvm/test/CodeGen/AArch64/DAGCombine_vscale.ll
The file was modifiedllvm/test/CodeGen/AArch64/seh-finally.ll
The file was modifiedllvm/test/CodeGen/AArch64/addsub-constant-folding.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-implicit-zero-filling.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-intrinsics-int-arith.ll
The file was modifiedllvm/test/CodeGen/AArch64/argument-blocks-array-of-struct.ll
The file was modifiedllvm/test/CodeGen/AArch64/fdiv_combine.ll
The file was modifiedllvm/test/CodeGen/AArch64/sat-add.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-convert-v4f64.ll
The file was modifiedllvm/lib/Target/AArch64/AArch64.td
The file was modifiedllvm/test/CodeGen/AArch64/settag.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-dup.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-collect-loh.ll
The file was modifiedllvm/test/CodeGen/AArch64/urem-seteq.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-promote-const-complex-initializers.ll
The file was modifiedllvm/test/CodeGen/AArch64/vecreduce-fadd.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-addrmode.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-bitfield-extract.ll
The file was modifiedllvm/test/CodeGen/AArch64/unfold-masked-merge-scalar-variablemask.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/arm64-atomic.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-shrink-wrapping.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-stepvector.ll
The file was modifiedllvm/test/CodeGen/AArch64/umulo-128-legalisation-lowering.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-vscale-attr.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-split-int-reduce.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-vselect-imm.ll
The file was modifiedllvm/test/CodeGen/AArch64/typepromotion-overflow.ll
The file was modifiedllvm/test/CodeGen/AArch64/dag-combine-select.ll
The file was modifiedllvm/test/CodeGen/AArch64/expand-vector-rot.ll
The file was modifiedllvm/test/CodeGen/AArch64/unfold-masked-merge-scalar-constmask-lowhigh.ll
The file was modifiedllvm/test/CodeGen/AArch64/shift-amount-mod.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-forward-st-to-ld.ll
The file was modifiedllvm/test/CodeGen/AArch64/hoist-and-by-const-from-lshr-in-eqcmp-zero.ll
The file was modifiedllvm/test/CodeGen/AArch64/faddp-half.ll
The file was modifiedllvm/test/CodeGen/AArch64/usub_sat_vec.ll
The file was modifiedllvm/test/CodeGen/AArch64/aarch64-matrix-umull-smull.ll
The file was modifiedllvm/test/CodeGen/AArch64/ssub_sat_plus.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-masked-gather.ll
The file was modifiedllvm/test/CodeGen/AArch64/machine-licm-sink-instr.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-fp-extend-trunc.ll
The file was modifiedllvm/test/CodeGen/AArch64/lowerMUL-newload.ll
The file was modifiedllvm/test/CodeGen/AArch64/build-one-lane.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-split-store.ll
The file was modifiedllvm/test/CodeGen/AArch64/fptosi-sat-vector.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-addr-type-promotion.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-csel.ll
The file was modifiedllvm/test/CodeGen/AArch64/sibling-call.ll
The file was modifiedllvm/test/CodeGen/AArch64/vector-popcnt-128-ult-ugt.ll
The file was modifiedllvm/test/CodeGen/AArch64/func-calls.ll
The file was modifiedllvm/test/CodeGen/AArch64/i128_volatile_load_store.ll
The file was modifiedllvm/test/CodeGen/AArch64/rvmarker-pseudo-expansion-and-outlining.mir
The file was modifiedllvm/test/CodeGen/AArch64/aarch64-dup-ext-scalable.ll
The file was modifiedllvm/test/CodeGen/AArch64/ragreedy-local-interval-cost.ll
The file was modifiedllvm/test/CodeGen/AArch64/sitofp-fixed-legal.ll
The file was modifiedllvm/test/CodeGen/AArch64/atomic-ops-not-barriers.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-lsr-scaled-index-addressing-mode.ll
The file was modifiedllvm/test/CodeGen/AArch64/ssub_sat.ll
The file was modifiedllvm/test/CodeGen/AArch64/vecreduce-fmin-legalization.ll
The file was modifiedllvm/test/CodeGen/AArch64/aarch64-addv.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-ldp.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fcopysign.ll
The file was modifiedllvm/test/CodeGen/AArch64/extract-lowbits.ll
The file was modifiedllvm/test/CodeGen/AArch64/fptosi-sat-scalar.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-trunc-store.ll
The file was modifiedllvm/test/Transforms/LoopStrengthReduce/AArch64/lsr-pre-inc-offset-check.ll
The file was modifiedllvm/test/CodeGen/AArch64/tiny-model-pic.ll
The file was modifiedllvm/test/CodeGen/AArch64/cond-sel-value-prop.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-subvector-extend.ll
The file was modifiedllvm/test/CodeGen/AArch64/ssub_sat_vec.ll
The file was modifiedllvm/test/CodeGen/AArch64/stack-guard-sysreg.ll
The file was modifiedllvm/test/CodeGen/AArch64/div-rem-pair-recomposition-signed.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-sli-sri-opt.ll
The file was modifiedllvm/test/CodeGen/AArch64/pull-conditional-binop-through-shift.ll
The file was modifiedllvm/test/Transforms/CodeGenPrepare/AArch64/large-offset-gep.ll
The file was modifiedllvm/test/CodeGen/AArch64/srem-seteq-vec-nonsplat.ll
The file was modifiedllvm/test/CodeGen/AArch64/urem-vector-lkk.ll
The file was modifiedllvm/test/CodeGen/AArch64/neon-dotreduce.ll
The file was modifiedllvm/test/CodeGen/AArch64/combine-comparisons-by-cse.ll
The file was modifiedllvm/test/CodeGen/AArch64/hwasan-check-memaccess.ll
The file was modifiedllvm/test/CodeGen/AArch64/use-cr-result-of-dom-icmp-st.ll
The file was modifiedllvm/test/CodeGen/AArch64/urem-seteq-optsize.ll
The file was modifiedllvm/test/CodeGen/AArch64/cgp-usubo.ll
The file was modifiedllvm/test/CodeGen/AArch64/srem-seteq.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/call-translator-variadic-musttail.ll
The file was modifiedllvm/test/CodeGen/AArch64/urem-seteq-vec-tautological.ll
The file was modifiedllvm/test/CodeGen/AArch64/urem-seteq-nonzero.ll
The file was modifiedllvm/test/CodeGen/AArch64/rand.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-int-select.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64_32-addrs.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-setcc-int-to-fp-combine.ll
The file was modifiedllvm/test/CodeGen/AArch64/srem-vector-lkk.ll
The file was modifiedllvm/test/CodeGen/AArch64/named-vector-shuffles-sve.ll
The file was modifiedllvm/test/CodeGen/AArch64/merge-trunc-store.ll
The file was modifiedllvm/test/CodeGen/AArch64/addsub.ll
The file was modifiedllvm/test/CodeGen/AArch64/speculation-hardening-loads.ll
The file was modifiedllvm/test/CodeGen/AArch64/reduce-or.ll
The file was modifiedllvm/test/CodeGen/AArch64/aarch64-fold-lslfast.ll
The file was modifiedllvm/test/CodeGen/AArch64/statepoint-call-lowering.ll
The file was modifiedllvm/test/CodeGen/AArch64/qmovn.ll
The file was modifiedllvm/test/CodeGen/AArch64/framelayout-frame-record.mir
The file was modifiedllvm/test/CodeGen/AArch64/arm64-instruction-mix-remarks.ll
The file was modifiedllvm/test/CodeGen/AArch64/vcvt-oversize.ll
The file was modifiedllvm/test/Analysis/CostModel/AArch64/shuffle-select.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-int-arith.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-neon-3vdiff.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-trunc.ll
The file was modifiedllvm/test/CodeGen/AArch64/uadd_sat_vec.ll
The file was modifiedllvm/test/CodeGen/AArch64/half.ll
The file was modifiedllvm/test/CodeGen/AArch64/neon-dotpattern.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-neon-aba-abd.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-zero-cycle-zeroing.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64_32-atomics.ll
The file was modifiedllvm/test/CodeGen/AArch64/sadd_sat_plus.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-expand-div.ll
The file was modifiedllvm/test/CodeGen/AArch64/vecreduce-fadd-legalization-strict.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-indexed-vector-ldst.ll
The file was modifiedllvm/test/CodeGen/AArch64/fast-isel-memcpy.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-int-div.ll
The file was modifiedllvm/test/CodeGen/AArch64/settag-merge.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-insert-vector-elt.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/combine-udiv.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-vmul.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-masked-gather-legalize.ll
The file was modifiedllvm/test/CodeGen/AArch64/urem-seteq-vec-nonzero.ll
The file was modifiedllvm/test/CodeGen/AArch64/funnel-shift.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-extract-vector-elt.ll
The file was modifiedllvm/test/CodeGen/AArch64/ctpop-nonean.ll
The file was modifiedllvm/test/CodeGen/AArch64/div-rem-pair-recomposition-unsigned.ll
The file was modifiedllvm/test/CodeGen/AArch64/rotate-extract.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-tls-dynamics.ll
The file was modifiedllvm/test/CodeGen/AArch64/min-max.ll
The file was modifiedllvm/test/CodeGen/AArch64/fp16-v8-instructions.ll
The file was modifiedllvm/test/CodeGen/AArch64/extract-bits.ll
The file was modifiedllvm/test/CodeGen/AArch64/minmax.ll
The file was modifiedllvm/test/CodeGen/AArch64/speculation-hardening.mir
The file was modifiedllvm/test/CodeGen/AArch64/vec_umulo.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-masked-loads.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-memset-inline.ll
The file was modifiedllvm/test/CodeGen/AArch64/fadd-combines.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-int-mulh.ll
The file was modifiedllvm/test/CodeGen/AArch64/consthoist-gep.ll
The file was modifiedllvm/test/CodeGen/AArch64/and-mask-removal.ll
The file was modifiedllvm/test/CodeGen/AArch64/memcpy-scoped-aa.ll
The file was modifiedllvm/test/CodeGen/AArch64/split-vector-insert.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-concat.ll
The file was modifiedllvm/test/CodeGen/AArch64/neon-mla-mls.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-sext-zext.ll
The file was modifiedllvm/test/CodeGen/AArch64/urem-seteq-vec-nonsplat.ll
The file was modifiedllvm/test/CodeGen/AArch64/minmax-of-minmax.ll
The file was modifiedllvm/test/CodeGen/AArch64/win64_vararg_float.ll
The file was modifiedllvm/test/Transforms/LoopStrengthReduce/AArch64/small-constant.ll
The file was modifiedllvm/test/CodeGen/AArch64/uadd_sat.ll
The file was modifiedllvm/test/CodeGen/AArch64/unfold-masked-merge-scalar-constmask-innerouter.ll
The file was modifiedllvm/test/CodeGen/AArch64/select-with-and-or.ll
The file was modifiedllvm/test/CodeGen/AArch64/win-tls.ll
The file was modifiedllvm/test/CodeGen/AArch64/aarch64-smull.ll
The file was modifiedllvm/test/CodeGen/AArch64/logical_shifted_reg.ll
The file was modifiedllvm/test/CodeGen/AArch64/misched-fusion.ll
The file was modifiedllvm/test/CodeGen/AArch64/bcmp-inline-small.ll
The file was modifiedllvm/test/CodeGen/AArch64/vecreduce-fmax-legalization.ll
The file was modifiedllvm/test/CodeGen/AArch64/overeager_mla_fusing.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-masked-scatter-legalize.ll
The file was modifiedllvm/test/CodeGen/AArch64/srem-lkk.ll
The file was modifiedllvm/test/CodeGen/AArch64/shift-mod.ll
The file was modifiedllvm/test/CodeGen/AArch64/addimm-mulimm.ll
The file was modifiedllvm/test/CodeGen/AArch64/stack-guard-remat-bitcast.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-intrinsics-index.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-rev.ll
The file was modifiedllvm/test/CodeGen/AArch64/aarch64-load-ext.ll
The file was modifiedllvm/test/CodeGen/AArch64/neg-abs.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-ld-post-inc.ll
The file was modifiedllvm/test/CodeGen/AArch64/vselect-constants.ll
The file was modifiedllvm/test/CodeGen/AArch64/aarch64-dup-ext.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-vabs.ll
The file was modifiedllvm/test/CodeGen/AArch64/machine-outliner-throw.ll
The file was modifiedllvm/test/CodeGen/AArch64/atomic-ops-lse.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-extract-element.ll
The file was modifiedllvm/test/CodeGen/AArch64/usub_sat_plus.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-AdvSIMD-Scalar.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-masked-scatter.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-indexed-memory.ll
The file was modifiedllvm/test/CodeGen/AArch64/fptoui-sat-scalar.ll
The file was modifiedllvm/test/CodeGen/AArch64/reduce-and.ll
The file was modifiedllvm/test/CodeGen/AArch64/vecreduce-fadd-legalization.ll
The file was modifiedllvm/test/CodeGen/AArch64/neon-truncstore.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-masked-stores.ll
The file was modifiedllvm/test/CodeGen/AArch64/fast-isel-shift.ll
The file was modifiedllvm/test/CodeGen/AArch64/swifterror.ll
The file was modifiedllvm/test/CodeGen/AArch64/selectcc-to-shiftand.ll
The file was modifiedllvm/test/MC/AArch64/elf-globaladdress.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-int-vselect.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-int-arith-imm.ll
The file was modifiedllvm/test/CodeGen/AArch64/urem-seteq-vec-splat.ll
The file was modifiedllvm/test/CodeGen/AArch64/fp16-vector-shuffle.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-st1-addressing-mode-reg-imm.ll
The file was modifiedllvm/test/CodeGen/AArch64/named-vector-shuffles-neon.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/byval-call.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-float-compares.ll
The file was modifiedllvm/test/CodeGen/AArch64/srem-seteq-optsize.ll
The file was modifiedllvm/test/CodeGen/AArch64/uadd_sat_plus.ll
The file was modifiedllvm/test/CodeGen/AArch64/cmpxchg-idioms.ll
The file was modifiedllvm/test/CodeGen/AArch64/sadd_sat.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-tls-local-exec.ll
The file was modifiedllvm/test/CodeGen/AArch64/aarch64_win64cc_vararg.ll
The file was modifiedllvm/test/tools/UpdateTestChecks/update_llc_test_checks/Inputs/aarch64_generated_funcs.ll.nogenerated.expected
The file was modifiedllvm/test/CodeGen/AArch64/vec_cttz.ll
The file was modifiedllvm/test/CodeGen/AArch64/neon-bitwise-instructions.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fptrunc-store.ll
The file was modifiedllvm/test/CodeGen/AArch64/select_const.ll
The file was modifiedllvm/test/CodeGen/AArch64/insert-subvector-res-legalization.ll
The file was modifiedllvm/test/CodeGen/AArch64/settag-merge-order.ll
The file was modifiedllvm/test/CodeGen/AArch64/win64_vararg_float_cc.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-extract-fixed-vector.ll
The file was modifiedllvm/test/CodeGen/AArch64/nontemporal.ll
The file was modifiedllvm/test/CodeGen/AArch64/aarch64-tail-dup-size.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-popcnt.ll
The file was modifiedllvm/test/CodeGen/AArch64/urem-seteq-illegal-types.ll
The file was modifiedllvm/test/CodeGen/AArch64/neon-reverseshuffle.ll
The file was modifiedllvm/test/CodeGen/AArch64/tiny-model-static.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-inline-asm.ll
The file was modifiedllvm/test/CodeGen/AArch64/swift-return.ll
The file was modifiedllvm/test/CodeGen/AArch64/srem-seteq-vec-splat.ll
The file was modifiedllvm/test/CodeGen/AArch64/typepromotion-signed.ll
The file was modifiedllvm/test/Transforms/CanonicalizeFreezeInLoops/aarch64.ll
The file was modifiedllvm/test/CodeGen/AArch64/fast-isel-addressing-modes.ll
The file was modifiedllvm/test/CodeGen/AArch64/shrink-wrapping-vla.ll
The file was modifiedllvm/test/CodeGen/AArch64/neg-imm.ll
The file was modifiedllvm/test/CodeGen/AArch64/bitfield-insert.ll
The file was modifiedllvm/test/CodeGen/AArch64/unfold-masked-merge-scalar-constmask-interleavedbytehalves.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-gep.ll
The file was modifiedllvm/test/CodeGen/AArch64/sqrt-fastmath.ll
The file was modifiedllvm/test/CodeGen/AArch64/funnel-shift-rot.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-insert-element.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-vscale.ll
The file was modifiedllvm/test/CodeGen/AArch64/midpoint-int.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-fp-select.ll
The file was modifiedllvm/test/CodeGen/AArch64/cmp-select-sign.ll
The file was modifiedllvm/test/CodeGen/AArch64/f16-instructions.ll
The file was modifiedllvm/test/CodeGen/AArch64/build-vector-extract.ll
The file was modifiedllvm/test/CodeGen/AArch64/framelayout-unaligned-fp.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-fp-vselect.ll
The file was modifiedllvm/test/CodeGen/AArch64/madd-lohi.ll
The file was modifiedllvm/test/CodeGen/AArch64/sink-addsub-of-const.ll
The file was modifiedllvm/test/CodeGen/AArch64/vecreduce-umax-legalization.ll
The file was modifiedllvm/test/CodeGen/AArch64/vector-gep.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-nvcast.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-ld1r.ll
The file was modifiedllvm/test/CodeGen/AArch64/signbit-shift.ll
The file was modifiedllvm/test/CodeGen/AArch64/emutls.ll
The file was modifiedllvm/test/CodeGen/AArch64/arm64-homogeneous-prolog-epilog-no-helper.ll
The file was modifiedllvm/test/CodeGen/AArch64/fold-global-offsets.ll
The file was modifiedllvm/test/CodeGen/AArch64/neon-mov.ll
The file was modifiedllvm/test/CodeGen/AArch64/swift-async.ll
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/swifterror.ll
The file was modifiedllvm/test/CodeGen/AArch64/sdivpow2.ll
The file was modifiedllvm/test/CodeGen/AArch64/implicit-null-check.ll
The file was modifiedllvm/test/CodeGen/AArch64/dag-numsignbits.ll
The file was modifiedllvm/test/CodeGen/AArch64/neon-shift-neg.ll
The file was modifiedllvm/test/CodeGen/AArch64/global-merge-3.ll
The file was modifiedllvm/test/CodeGen/AArch64/ldst-opt.ll
The file was modifiedllvm/test/CodeGen/AArch64/xor.ll
The file was modifiedllvm/test/CodeGen/AArch64/fast-isel-gep.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fcvt.ll
The file was modifiedllvm/test/CodeGen/AArch64/sve-fixed-length-fp-to-int.ll
The file was modifiedllvm/test/CodeGen/AArch64/vecreduce-and-legalization.ll
The file was modifiedllvm/test/CodeGen/AArch64/vldn_shuffle.ll
Commit ea12adc1699f53d7d299d3b216a97e7da88c534b by nikita.ppv
[CanonicalizeFreeze] Drop IVUsers.h include (NFC)

Looking for users of IVUsers, this was a false positive. Only LSR
uses IVUsers.
The file was modifiedllvm/lib/Transforms/Utils/CanonicalizeFreezeInLoops.cpp
Commit 3649fb14d126004373f7bcdfbd58266c7937dcb7 by Dávid Bolvanský
Fixed some errors detected by PVS Studio
The file was modifiedllvm/lib/ObjectYAML/ELFEmitter.cpp
The file was modifiedllvm/tools/llvm-rtdyld/llvm-rtdyld.cpp
The file was modifiedllvm/lib/DebugInfo/PDB/Native/DbiStreamBuilder.cpp
The file was modifiedllvm/lib/Support/raw_ostream.cpp
The file was modifiedllvm/lib/XRay/InstrumentationMap.cpp
The file was modifiedllvm/lib/CodeGen/TargetLoweringBase.cpp
The file was modifiedllvm/lib/ExecutionEngine/JITLink/EHFrameSupport.cpp
Commit 943b3048484b7e3cf04f4d51c23c82fcece2185d by Dávid Bolvanský
Fixed some errors detected by PVS Studio
The file was modifiedllvm/lib/ExecutionEngine/JITLink/EHFrameSupport.cpp
The file was modifiedllvm/lib/Transforms/Scalar/RewriteStatepointsForGC.cpp
The file was modifiedllvm/include/llvm/ExecutionEngine/Orc/Shared/ExecutorAddress.h
The file was modifiedllvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp
The file was modifiedllvm/lib/DebugInfo/DWARF/DWARFFormValue.cpp
Commit 38e3b30bd62c8c6007a6b1f9c9ee90168434b3b3 by spatel
[InstCombine] add tests for (iN X s>> N-1) | Y; NFC

These are for a sibling fold suggested in D111410.
The tests correspond to the 'and' tests added with:
a35673f4cfc4
The file was modifiedllvm/test/Transforms/InstCombine/or.ll
Commit cd76fa79b01aef8afe219323f713ca1607d7a98f by spatel
[InstCombine] add tests for icmp of negated op; NFC
The file was modifiedllvm/test/Transforms/InstCombine/icmp-sub.ll
Commit acafde09a3fa9560148605f35f9c3d3f1444bc15 by spatel
[InstCombine] enhance icmp with sub folds

There were 2 related but over-specified folds for:
C1 - X == C

One allowed multi-use but was limited to equal constants.
The other allowed different constants but disallowed multi-use.

This combines the 2 folds into a more general match.
The test diffs show the multi-use cases that were falling
through the cracks.

https://alive2.llvm.org/ce/z/4_hEt2

  define i1 @src(i8 %x, i8 %subC, i8 %C) {
    %s = sub i8 %subC, %x
    %r = icmp eq i8 %s, %C
    ret i1 %r
  }

  define i1 @tgt(i8 %x, i8 %subC, i8 %C) {
    %newC = sub i8 %subC, %C
    %isneg = icmp eq i8 %x, %newC
    ret i1 %isneg
  }
The file was modifiedllvm/lib/Transforms/InstCombine/InstCombineCompares.cpp
The file was modifiedllvm/test/Transforms/InstCombine/icmp-sub.ll
Commit 3e1c787b3160bed4146d3b2b5f922aeed3caafd7 by kazu
[IR] Remove arg_operands and getNumArgOperands (NFC)

The last uses were removed on Oct 8, 2021 in commit
46ef2e0bf995d8db4cbdf69f3d1bbc2487030ba0.

This is a relanding of b2ee408dde374d6a27a34746fd7c7b5bab97ea89.
The file was modifiedllvm/include/llvm/IR/InstrTypes.h
Commit d022f39d9fa0cfa9122270794aee7ba2cb4e17fc by ron.lieberman
[libomptarget][amdgpu][NFC] tweak a comment
The file was modifiedopenmp/libomptarget/plugins/amdgpu/src/rtl.cpp
Commit dda810c332db35b92596d43caba14e1bc3a515bc by joker.eph
Fix a comment at call-site to match the declared parameter (NFC)

(clang-tidy warning)
The file was modifiedmlir/lib/Transforms/Utils/Utils.cpp
Commit 3019898e0d1b494b7e7e76790adb3d83eff4aca1 by mydeveloperday
[clang-format][NFC] improve the visual of the "clang-formatted %"

NOTE: some files are being removed from those files that are clang-formatted
which means some lack of formatting is slipping through the net on reviews
The file was modifiedclang/docs/tools/generate_formatted_state.py
The file was modifiedclang/docs/ClangFormattedStatus.rst
The file was modifiedclang/docs/tools/clang-formatted-files.txt
Commit 5ce368cfe2b611feecd9e928d1c22716a5082597 by amy.zhuang
[mlir] Vectorize induction variables

1. Add support to vectorize induction variables of loops that are
   not mapped to any vector dimension in SuperVectorize pass.
2. Fix a bug in getForInductionVarOwner.

Reviewed By: dcaballe

Differential Revision: https://reviews.llvm.org/D111370
The file was modifiedmlir/test/Dialect/Affine/SuperVectorize/vectorize_1d.mlir
The file was modifiedmlir/lib/Dialect/Affine/Transforms/SuperVectorize.cpp
The file was modifiedmlir/lib/Dialect/Affine/IR/AffineOps.cpp
Commit 903b30fea21f99d8f48fde4defcc838970e30ee1 by joeloser93
[libc++][test] Remove empty {ind.move.subsumption.compile.pass.cpp}

`{ind.move.subsumption.compile.pass.cpp}` was accidentally commited in
https://reviews.llvm.org/D102639. Per the conversation on Discord in
The file was removedlibcxx/test/std/iterators/iterator.requirements/alg.req.ind.move/{ind.move.subsumption.compile.pass.cpp}
Commit c26e53e129085b64f66f0b4cbc5fd4bfdf6575e6 by medismail.bennani
[lldb/test] Disable 'TestScriptedProcess.py' on macOS

This is disabling 'TestScriptedProcess.py' on macOS since it fails on
Green Dragon: https://green.lab.llvm.org/green/view/LLDB/job/lldb-cmake/35974

Signed-off-by: Med Ismail Bennani <medismail.bennani@gmail.com>
The file was modifiedlldb/test/API/functionalities/scripted_process/TestScriptedProcess.py
Commit 451d0596d70689190b5ac911ae3ab9fc4c1d7485 by shivam98.tkg
[clang] Fix JSON AST output when a filter is used

Without this, the combination of `-ast-dump=json` and `-ast-dump-filter FILTER` produces invalid JSON: the first line is a string that says `Dumping $SOME_DECL_NAME: `.

Reviewed By: aaron.ballman

Differential Revision: https://reviews.llvm.org/D108441
The file was modifiedclang/test/AST/ast-dump-expr-json.c
The file was modifiedclang/test/AST/ast-dump-if-json.cpp
The file was modifiedclang/test/AST/ast-dump-record-definition-data-json.cpp
The file was modifiedclang/test/AST/ast-dump-temporaries-json.cpp
The file was modifiedclang/test/AST/ast-dump-decl-context-json.cpp
The file was modifiedclang/lib/Frontend/ASTConsumers.cpp
The file was modifiedclang/test/AST/ast-dump-stmt-json.cpp
The file was modifiedclang/test/AST/ast-dump-macro-json.c
The file was modifiedclang/test/AST/ast-dump-namespace-json.cpp
The file was modifiedclang/test/AST/ast-dump-file-line-json.c
The file was modifiedclang/test/AST/ast-dump-funcs-json.cpp
The file was modifiedclang/test/AST/ast-dump-types-json.cpp
The file was modifiedclang/test/AST/ast-dump-enum-json.cpp
The file was modifiedclang/test/AST/ast-dump-records-json.cpp
The file was modifiedclang/test/AST/ast-dump-stmt-json.m
The file was modifiedclang/test/AST/ast-dump-decl-json.c
The file was modifiedclang/test/AST/ast-dump-comment-json.cpp
The file was modifiedclang/test/AST/gen_ast_dump_json_test.py
The file was modifiedclang/test/AST/ast-dump-stmt-json.c
The file was modifiedclang/test/AST/ast-dump-template-decls-json.cpp
The file was modifiedclang/test/AST/ast-dump-expr-json.cpp
The file was modifiedclang/test/AST/ast-dump-expr-json.m
The file was modifiedclang/test/AST/ast-dump-decl-json.m
Commit f95d9c95bbf4cf662b9a181245fc6dcede39f590 by Amara Emerson
[GlobalISel] Fix the stores of truncates -> wide store combine for non-evenly dividing type sizes.

If the wide store we'd generate is not a multiple of the memory type of the
narrow stores (e.g. s48 and s32), we'd assert. Fix that.
The file was modifiedllvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp
The file was modifiedllvm/test/CodeGen/AArch64/GlobalISel/merge-stores-truncating.mir
Commit e7fc254875ca9e82b899d5354fae9b5b779ff485 by shivam98.tkg
[BitcodeAnalyzer] allow a motivated user to dump BLOCKINFO

This adds the `--dump-blockinfo` flag to `llvm-bcanalyzer`, allowing a sufficiently motivated user to dump (parts of) the `BLOCKINFO_BLOCK` block. The default behavior is unchanged, and `--dump-blockinfo` only takes effect in the same context as other flags that control dump behavior (i.e., requires that `--dump` is also passed).

Reviewed By: tejohnson

Differential Revision: https://reviews.llvm.org/D107536
The file was modifiedllvm/include/llvm/Bitcode/BitcodeAnalyzer.h
The file was modifiedllvm/tools/llvm-bcanalyzer/llvm-bcanalyzer.cpp
The file was modifiedllvm/lib/Bitcode/Reader/BitcodeAnalyzer.cpp
The file was addedllvm/test/Other/bcanalyzer-dump-blockinfo-option.txt

Summary

  1. [builder][amdgpu][openmp] disable use of ccache for now (details)
  2. Revert "[builder][amdgpu][openmp] disable use of ccache for now" (details)
Commit 856646ccf14eb08adc29fef8d4a591465b835791 by ron.lieberman
[builder][amdgpu][openmp] disable use of ccache for now
The file was modifiedbuildbot/osuosl/master/config/builders.py
Commit 53501e40a871343c7eaef06ec48b44b33d22a563 by ron.lieberman
Revert "[builder][amdgpu][openmp] disable use of ccache for now"

This reverts commit 856646ccf14eb08adc29fef8d4a591465b835791.

CCACHE is helping our build times. putting it back
The file was modifiedbuildbot/osuosl/master/config/builders.py